Experiment No. 9 Encryption Using LFSRs ECE 446

Peter Chinetti

November 4, 2014

Instructor: Professor Shanechi

1 Introduction

Data encryption is a critical field in modern telecommunications, however, it is typically an computationally expensive procedure if done using general purpose procesors. FPGAs can be configured to quickly encode/decode signals ato offload the task of encryption.

LFSRs are a method to create a pseudorandom sequence of bytes. It is created with a combination of XOR gates and D flip flops.

The encryption method used is simple: XOR a secret with a codeword generated by the LFSR, and transmit. Upon recepit: XOR again with the same LFSR codeword to recover the secret.

2 Procedure

- a. Write VHDL to implement encoder/decoder logic.
- b. Assign pins to ports
- c. Simulate

3 Equipment

- PC
- Spartan-3E development board

4 Code

4.1 Top-level Module

```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  entity encryptor is
      Port ( SEED : in STD_LOGIC_VECTOR (7 downto 0);
              MIN: in STD_LOGIC_VECTOR (7 downto 0);
             MOUT: out STD_LOGIC_VECTOR (7 downto 0) := x"00";
          CRYPT: out STD_LOGIC_VECTOR (7 downto 0);
              CLK: in STD_LOGIC;
             LOAD : in STD_LOGIC;
          EN : in STD_LOGIC);
  end encryptor;
11
13 architecture Behavioral of encryptor is
    signal channel : STD_LOGIC_VECTOR(7 downto 0);
    component LFSR
    Port ( mout : out STD_LOGIC_VECTOR (7 downto 0);
             min, seed: in STD_LOGIC_VECTOR (7 downto 0);
             clk : in STDLOGIC;
load : in STDLOGIC;
             en : in STD_LOGIC);
    end component;
23
  begin
    lfsr_0: LFSR
25
      port map(
        mout => channel,
27
        \min \implies MIN,
        seed => SEED,
29
        clk => CLK,
        load => LOAD,
        en \implies EN
35
    lfsr\_1:\ LFSR
      port map(
        mout => MOUT,
37
        min => channel,
        seed => SEED,
39
        clk => CLK,
        load => LOAD,
41
        en \implies EN
      CRYPT <= channel;
  end Behavioral;
```

encryptor.vhd

4.2 LFSR

```
1 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  entity LFSR is
      Port ( mout : out STD_LOGIC_VECTOR (7 downto 0);
              min, seed: in STD_LOGIC_VECTOR (7 downto 0);
              clk : in STD_LOGIC;
load : in STD_LOGIC;
           en : STD_LOGIC );
  end LFSR;
11
  architecture Behavioral of LFSR is
    signal d : STDLOGIC_VECTOR (7 downto 0);
13
    signal q : STD_LOGIC_VECTOR (7 downto 0):= x"34";
    signal clk_i : STD_LOGIC;
15
17
    clk_i \le en and clk;
    process (clk_i)
    begin
       if rising_edge (clk_i) then
        q \ll d;
      end if;
23
    end process;
25
    process (load, min)
    begin
27
       if load='0' then
         for i in 0 to 7 loop
29
           if i=7 then
             d(7) \le q(0);
31
           elsif i>2 and i<6 then
             d(i) \le q(0) \text{ xnor } q(i+1);
33
           else
             d(i) \le q(i+1);
35
           end \quad i\, f\; ;
         end loop;
       elsif load = '1' then
        d \le seed;
39
      end if;
    end process;
41
    mout \le q xor min;
45 end Behavioral;
```

LFSR.vhd

4.3 Test

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY encryptor_test IS
```

```
END encryptor_test;
  ARCHITECTURE behavior OF encryptor_test IS
       -- Component Declaration for the Unit Under Test (UUT)
      COMPONENT encryptor
       PORT(
13
             SEED : IN std_logic_vector(7 downto 0);
            MIN: IN std_logic_vector(7 downto 0);
            MOUT: OUT std_logic_vector(7 downto 0);
            CLK : IN std_logic;
LOAD : IN std_logic;
         EN : IN std_logic
19
       END COMPONENT;
21
23
      --Inputs
      signal SEED : std_logic_vector(7 downto 0) := x"34";
signal MIN : std_logic_vector(7 downto 0) := (others => '0');
      signal CLK : std_logic := '0';
27
      signal LOAD : std_logic := '1';
     signal EN : std_logic := '0';
29
     --Outputs
      signal MOUT : std_logic_vector(7 downto 0);
33
      - Clock period definitions
      constant CLK_period : time := 10 ns;
35
37 BEGIN
    -- Instantiate the Unit Under Test (UUT)
39
      uut: encryptor PORT MAP (
              SEED \implies SEED,
              MIN \implies MIN,
             MOUT \Longrightarrow MOUT,
              CLK \implies CLK,
             LOAD \Rightarrow LOAD,
45
          EN \implies EN
47
           );
       - Clock process definitions
49
      CLK_process : process
      begin
       CLK \le '0';
       wait for CLK_period/2;
53
       CLK <= \ '1';
       wait for CLK_period/2;
      end process;
57
       - Stimulus process
      stim_proc: process
      begin
61
          - hold reset state for 100 ns.
```

```
wait for 100 ns;
         wait for CLK_period *10;
65
         -- insert stimulus here
67
      SEED <= x"FF";
       wait for 10 ns;
      EN \ll '1';
73
      SEED <= x"34";
       wait for 10 ns;
      LOAD \le '0';
      MIN \le x"67";
       wait \ for \ 10 \ ns\,;
      MIN \le x"6A";
      wait for 10 ns;
85
      MIN \le x"D1";
87
      wait for 10 ns;
      EN \le 0;
91
         wait;
     end process;
  END;
```

 $encryptor_test.vhd$

5 Postlab

The decoded sequence reads "Hello from the ECE department." "Goodbye" encoded becomes 5B 59 4C F5 AA 25 73. Forwarding the LFSR three states forwards gives:

snip.vhd

6 Conclusions

The purpose of this lab was achieved. A LFSR based FPGA encryptor was built and tested. Operation was verified through simulation.