

Experiment No. 9

Encryption Using LFSRs

ECE 446

Peter CHINETTI

November 4, 2014

Instructor: Professor Shanechi

1 Introduction

Data encryption is a critical field in modern telecommunications, however, it is typically an computationally expensive procedure if done using general purpose processors. FPGAs can be configured to quickly encode/decode signals ato offload the task of encryption.

LFSRs are a method to create a pseudorandom sequence of bytes. It is created with a combination of XOR gates and D flip flops.

The encryption method used is simple: XOR a secret with a codeword generated by the LFSR, and transmit. Upon receipt: XOR again with the same LFSR codeword to recover the secret.

2 Procedure

- a. Write VHDL to implement encoder/decoder logic.
- b. Assign pins to ports
- c. Simulate

3 Equipment

- PC
- Spartan-3E development board

4 Code

4.1 Top-level Module

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 entity encryptor is
4     Port ( SEED : in  STD_LOGIC_VECTOR (7 downto 0);
5           MIN  : in  STD_LOGIC_VECTOR (7 downto 0);
6           MOUT : out STD_LOGIC_VECTOR (7 downto 0) := x"00";
7           CRYPT : out STD_LOGIC_VECTOR (7 downto 0);
8           CLK  : in  STD_LOGIC;
9           LOAD : in  STD_LOGIC;
10          EN   : in  STD_LOGIC);
11 end encryptor;
12
13 architecture Behavioral of encryptor is
14
15     signal channel : STD_LOGIC_VECTOR(7 downto 0);
16
17     component LFSR
18     Port ( mout : out  STD_LOGIC_VECTOR (7 downto 0);
19           min, seed : in  STD_LOGIC_VECTOR (7 downto 0);
20           clk : in  STD_LOGIC;
21           load : in  STD_LOGIC;
22           en : in  STD_LOGIC);
23 end component;
24 begin
25     lfsr_0 : LFSR
26     port map(
27         mout => channel,
28         min => MIN,
29         seed => SEED,
30         clk => CLK,
31         load => LOAD,
32         en => EN
33     );
34
35     lfsr_1 : LFSR
36     port map(
37         mout => MOUT,
38         min => channel,
39         seed => SEED,
40         clk => CLK,
41         load => LOAD,
42         en => EN
43     );
44     CRYPT <= channel;
45 end Behavioral;
```

encryptor.vhd

4.2 LFSR

```

1 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;

3
  entity LFSR is
5     Port ( mout : out  STD_LOGIC_VECTOR (7 downto 0);
             min, seed: in  STD_LOGIC_VECTOR (7 downto 0);
7             clk : in  STD_LOGIC;
             load : in  STD_LOGIC;
9             en : STD_LOGIC );
  end LFSR;

11
  architecture Behavioral of LFSR is
13     signal d : STD_LOGIC_VECTOR (7 downto 0);
     signal q : STD_LOGIC_VECTOR (7 downto 0) := x"34";
15     signal clk_i : STD_LOGIC;
  begin
17     clk_i <= en and clk;

19     process (clk_i)
  begin
21         if rising_edge (clk_i) then
             q <= d;
23         end if;
  end process;

25     process (load, min)
  begin
27         if load='0' then
             for i in 0 to 7 loop
29                 if i=7 then
                     d(7) <= q(0);
31                 elsif i>2 and i<6 then
                     d(i) <= q(0) xnor q(i+1);
33                 else
                     d(i) <= q(i+1);
35                 end if;
             end loop;
37         elsif load = '1' then
             d <= seed;
39         end if;
  end process;

41     mout <= q xor min;

43
45 end Behavioral;

```

LFSR.vhd

4.3 Test

```

1 LIBRARY ieee;
  USE ieee.std_logic_1164.ALL;

3

5 ENTITY encryptor_test IS

```

```

7  END encryptor_test;
9  ARCHITECTURE behavior OF encryptor_test IS
11     -- Component Declaration for the Unit Under Test (UUT)
13     COMPONENT encryptor
15     PORT(
17         SEED : IN  std_logic_vector(7 downto 0);
19         MIN  : IN  std_logic_vector(7 downto 0);
21         MOUT : OUT std_logic_vector(7 downto 0);
23         CLK  : IN  std_logic;
25         LOAD : IN  std_logic;
27         EN   : IN  std_logic
29     );
31     END COMPONENT;
33
35     --Inputs
37     signal SEED : std_logic_vector(7 downto 0) := x"34";
39     signal MIN  : std_logic_vector(7 downto 0) := (others => '0');
41     signal CLK  : std_logic := '0';
43     signal LOAD : std_logic := '1';
45     signal EN   : std_logic := '0';
47
49     --Outputs
51     signal MOUT : std_logic_vector(7 downto 0);
53
55     -- Clock period definitions
57     constant CLK_period : time := 10 ns;
59
61 BEGIN
63
65     -- Instantiate the Unit Under Test (UUT)
67     uut: encryptor PORT MAP (
69         SEED => SEED,
71         MIN  => MIN,
73         MOUT => MOUT,
75         CLK  => CLK,
77         LOAD => LOAD,
79         EN   => EN
81     );
83
85     -- Clock process definitions
87     CLK_process : process
89     begin
91         CLK <= '0';
93         wait for CLK_period/2;
95         CLK <= '1';
97         wait for CLK_period/2;
99     end process;
101
103     -- Stimulus process
105     stim_proc: process
107     begin
109         -- hold reset state for 100 ns.

```

```

63     wait for 100 ns;
65     wait for CLK_period*10;
67     -- insert stimulus here
69     SEED <= x"FF" ;
71     wait for 10 ns;
73     EN <= '1';
74     SEED <= x"34" ;
75     wait for 10 ns;
77     LOAD <= '0';
78     MIN <= x"67" ;
81     wait for 10 ns;
83     MIN <= x"6A" ;
85     wait for 10 ns;
87     MIN <= x"D1" ;
89     wait for 10 ns;
91     EN <= '0';
93     wait;
94     end process;
95 END;

```

encryptor_test.vhd

5 Postlab

The decoded sequence reads “Hello from the ECE department.” “Goodbye” encoded becomes 5B 59 4C F5 AA 25 73. Forwarding the LFSR three states forwards gives:

```

2 d(7) <= q(2);
3 d(6) <= q(1);
4 d(5) <= '0';
5 d(4) <= q(7) xnor q(0) xnor q(1) xnor q(2);
6 d(3) <= q(6) xnor q(0) xnor q(1) xnor q(2);
7 d(2) <= q(5) xnor q(0) xnor q(1);
8 d(1) <= q(3);

```

snip.vhd

6 Conclusions

The purpose of this lab was achieved. A LFSR based FPGA encryptor was built and tested. Operation was verified through simulation.