Experiment No. 5 Barrel Shifter ECE 446

Peter Chinetti September 29, 2014

Date Performed: September 21, 2014 Instructor: Professor Shanechi

1 Introduction

Data shifting circuits are of critical importance in CPU design. They are useful for bit-mask manipulation and various other operations that would be cumbersome using other mathematical functions. When designing and building a barrel shifter, there are several functional specifications that must be considered. For instance, will the shifter move data to the left or to the right? More often than not, in order to allow the shifter circuit to be general purpose, it should support both left and right shifts of the data with which it is supplied, based upon some selection input setting. Another issue that must be considered when designing a shifter is what type of shift operation will be performed. When a logical shift circuit moves data left or right, the data shifted out of the range of the data storage element is dropped. In addition, the empty space created in the storage element with each bit shift is filled with a pre-determined, or runtime specified, bit value that is typically zero. This type of operation is most often useful for bit-mask manipulations.

A circular shift circuit behaves similarly to the logical shift circuit; however, bits that are shifted out of one end of the storage element are fed back into the other end as inputs. This allows all of the original data to be kept, even though it is moved around. Circular shift functionality is useful for certain bit manipulations that may or may not use masks. Finally, arithmetic shift functionality is set up to achieve very low cost multiplications or divisions by powers of two. To achieve this, a left shift operation will input zeros into the newly vacated LSBs of the data storage element. A right shift operation, on the other hand, will replicate the sign bit of the original data into the MSBs of the data storage element that are emptied during the shift operation. This is the type of shifting circuit that will be designed and implemented in this laboratory.

A final consideration when designing shifting circuits is the amount of shift the circuit will support. A single bit shifting circuit, while simple to design, will not be terribly useful, as multi-bit shift operations will require the data to be fed through the shifter several times. A shifter that will handle a variety of different shift amounts will be more complicated to design, but will ultimately be more useful.

2 Procedure

- a. Write VHDL to implement encoder/decoder logic.
- b. Assign pins to ports
- c. Simulate
- d. Program and Test

3 Equipment

- PC
- Spartan-3E development board

4 Code

4.1 Top-level Module

```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  entity Shifter is
    Port ( i : in STD_LOGIC_VECTOR (7 downto 0);
           os : out STD_LOGIC_VECTOR (7 downto 0);
           sh: in STD_LOGIC_VECTOR (2 downto 0);
           d: in STDLOGIC);
 end Shifter;
architecture Behavioral of Shifter is
    signal l_0, l_1, l_2, r_0, r_1, r_2 : STDLOGIC.VECTOR (7 downto
    signal z : STD_LOGIC;
    component Mux
      Port ( a : in STD_LOGIC_VECTOR (7 downto 0);
             b : in STD_LOGIC_VECTOR (7 downto 0);
             s : in STD_LOGIC;
19
             o : out STD_LOGIC_VECTOR (7 downto 0));
    end component;
```

```
23 begin
       z <= ,0;
       ---shift left by 1
27
       mux_l_1: Mux
       port map(
       a(7 \text{ downto } 1) \Rightarrow i(6 \text{ downto } 0),
       a(0) \implies '0',
       b \implies i,
33
       s \Rightarrow sh(0),
      o => 1_{-}0
35
    );
37
    m\,u\,x\,\lrcorner\,l\,\lrcorner\,2:\ Mux
39 port map(
   a(7 \text{ downto } 2) \Rightarrow 1_0(5 \text{ downto } 0),
a(1) \implies 0,
   a(0) \Rightarrow 0,
|a|b \implies |a|b|
   s \implies sh(1),
45 o => l_1
       );
47
       mux_l_4: Mux
       port map(
49
       a(7 \text{ downto } 4) \Rightarrow l_1(3 \text{ downto } 0),
       a(3 \text{ downto } 0) \implies "0000",
51
       b \Rightarrow l_1,
       s \implies sh(2),
      o => 1_{-2}
55 );
57 mux_r_1: Mux
    port map(
\begin{array}{c} 59 & a(6 \text{ downto } 0) \Rightarrow i(7 \text{ downto } 1), \end{array}
   a(7) \implies i(7),
_{61} b => i,
    s \implies sh(0),
63 \mid 0 => r_0
       );
65
       m\,u\,x_-r_-2:\ Mux
       port map(
67
       a(5 \text{ downto } 0) \Rightarrow r_0(7 \text{ downto } 2),
      a(7) \Rightarrow r_0(7)
69
       a(6) \implies r_{-}0(7),
      b \Rightarrow r_0,
71
       s \implies sh(1),
      o \Rightarrow r_1
73
   );
75
   mux_r_4: Mux
77 port map(
   a(3 \text{ downto } 0) \Rightarrow r_1(7 \text{ downto } 4),
r_{9} | a(7) \implies r_{-1}(7)
```

```
a(6) \implies r_{-}1(7),
  a(5) \implies r_{-}1(7),
   a(4) \implies r_{-1}(7),
83 b \implies r_1,
   s \implies sh(2),
| o =  r_{-2} 
      );
87
      mux_d: Mux
89
      port map(
            a \implies r_2,
            b \implies l_{-2},
            s \implies d,
            o \Rightarrow os
   end Behavioral;
```

Barrel_Shifter_better/Shifter.vhd

4.2 Mux

```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  entity Mux is
   Port (A: in STD_LOGIC_VECTOR(7 downto 0);
                   STD_LOGIC_VECTOR(7 downto 0);
           B : in
           S: in STD_LOGIC;
           O : out STD_LOGIC_VECTOR(7 downto 0) );
9 end Mux;
architecture arch_mux of Mux is
13 begin
    process (S,A,B)
    begin
17
      if S = 0, then
       O \le A;
      elsif S = '1' then
        O \leq B;
      end if;
    end process;
23
  end arch_mux;
```

Barrel_Shifter_better/Mux.vhd

4.3 Shifter Test

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
```

```
ENTITY shifter_test IS
    END shifter_test:
7 ARCHITECTURE behavior OF shifter_test IS
       -- Component Declaration for the Unit Under Test (UUT)
    COMPONENT Shifter
      PORT(
              i : IN std_logic_vector(7 downto 0);
13
              os : OUT std_logic_vector(7 downto 0);
              sh : IN std_logic_vector(2 downto 0);
              d : IN std_logic
17
    END COMPONENT;
19
21
     --Inputs
     signal i : std_logic_vector(7 downto 0) := (others => '0');
signal sh : std_logic_vector(2 downto 0) := (others => '0');
     signal d : std_logic := '0';
25
     --Outputs
     signal os : std_logic_vector(7 downto 0);
27
29 BEGIN
     - Instantiate the Unit Under Test (UUT)
31
     uut: Shifter PORT MAP (
                  i \implies i,
                  os \Rightarrow os
                  sh \implies sh,
35
                  d \Rightarrow d
37
39
     -- Stimulus process
     stim_proc: process
41
         - hold reset state for 100 ns.
43
       wait for 10 ns;
       d <= '1';
sh <= "111";
47
       i <= "11111111";
49
       wait for 10 ns;
       sh <= "110";
       wait for 10 ns;
       sh <= "101";
       wait for 10 ns;
```

```
sh <= "011";
       wait for 10 ns;
63
       sh \le "111";
i \le "011111111";
65
       d <= '0';
67
       wait for 10 ns;
69
       sh <= "110";
       wait for 10 ns;
       sh <= "101";
75
       wait for 10 ns;
       sh <= "011";
79
       wait;
81
    end process;
  END:
```

Barrel_Shifter_better/shifter_test.vhd

4.4 Mux Test

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
4 ENTITY mux_test IS
    END mux_test;
  ARCHITECTURE behavior OF mux_test IS
      -- Component Declaration for the Unit Under Test (UUT)
10
    COMPONENT Mux
      PORT(
             A : IN std_logic;
             B : IN
                     std_logic;
14
             S : IN
                     std_logic;
             O: OUT std_logic
    END COMPONENT;
20
     --Inputs
    signal A : std_logic := '0';
22
    signal B : std_logic := '0';
signal S : std_logic := '0';
24
```

```
-\!\!-\!\!\mathrm{Outputs}
     signal O : std_logic;
  BEGIN
30
       - Instantiate the Unit Under Test (UUT)
     uut: Mux PORT MAP (
              A \implies A,
              B \Rightarrow B,
              S \implies S,
              O \Rightarrow O
36
            );
38
       - Stimulus process
     stim_proc: process
40
           - hold reset state for 100 ns.
42
       wait for 100 ns;
       A <= \ '1';
       wait for 100 ns;
48
       S \le '1';
       wait for 100 ns;
       B \le '1';
54
       wait for 100 ns;
       A \le '0';
       wait for 100 ns;
60
       A <= '1';
       B <= '0';
62
       wait for 100 ns;
64
       S \le '0';
         -- insert stimulus here
       wait;
    end process;
  END;
```

Barrel_Shifter_better/mux_test.vhd

5 Conclusions

The purpose of this lab was achieved. A barrel shifter was built and tested. Operation was verified through simulation and physical implementation.