

Experiment No. 6

High-Speed Adder

ECE 446

Peter CHINETTI

October 7, 2014

Date Performed: September 28, 2014
Instructor: Professor Shanechi

1 Introduction

Although the ripple adder used in earlier labs is architecturally simple, the delay introduced through ripple propagation is problematic for larger word widths.

A solution has been designed to allow parallel addition more quickly. It introduces a carry and propagate signal for each bit, which are the result of operations on the previous bits.

The downside of this approach is the increase in complexity, and therefore transistor count, of the High-Speed Adder.

2 Procedure

- a. Write VHDL to implement adder.
- b. Assign pins to ports
- c. Simulate
- d. Program and Test

3 Equipment

- PC
- Spartan-3E development board

4 Code

4.1 Top-level Module

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity claadder is
5     Port ( cin : in  STD_LOGIC;
6           co  : out STD_LOGIC;
7           A   : in  STD_LOGIC_VECTOR (3 downto 0);
8           B   : in  STD_LOGIC_VECTOR (3 downto 0);
9           S   : out STD_LOGIC_VECTOR (3 downto 0));
10 end claadder;
11
12 architecture Behavioral of claadder is
13
14     signal ci : STD_LOGIC_VECTOR (2 downto 0);
15     signal gi, pi, si, bi : STD_LOGIC_VECTOR (3 downto 0);
16
17     component CLA
18         Port ( g, p : in  STD_LOGIC_VECTOR (3 downto 0);
19               c   : out STD_LOGIC_VECTOR (3 downto 0);
20               c0  : in  STD_LOGIC
21             );
22     end component;
23
24     component propgen
25         Port ( a : in  STD_LOGIC_VECTOR (3 downto 0);
26               b : in  STD_LOGIC_VECTOR (3 downto 0);
27               p : out STD_LOGIC_VECTOR (3 downto 0);
28               g : out STD_LOGIC_VECTOR (3 downto 0)
29             );
30     end component;
31
32     component adder
33         Port ( a, b : in  STD_LOGIC_VECTOR(3 downto 0);
34               c   : in  STD_LOGIC_VECTOR(3 downto 0);
35               sum : out STD_LOGIC_VECTOR(3 downto 0)
36             );
37     end component;
38
39 begin
40
41     cla_0 : CLA
42     port map (
43         g => gi,
44         p => pi,
45         c0 => cin,
46         c(2 downto 0) => ci,
47         c(3) => co
48     );
49
50     propgen_0 : propgen
51     port map (
52         a => A,
53         b => B,
```

```

55     p => pi,
      g => gi
56   );
57
58   process (B, cin)
59   begin
60     if cin = '0' then
61       bi <= B;
62     elsif cin = '1' then
63       bi <= not B;
64     end if;
65   end process;
66
67   adder_0 : adder
68   port map (
69     a => A,
70     b => bi,
71     c(0) => cin,
72     c(3 downto 1) => ci,
73     sum => S
74   );
75
76 end Behavioral;
77

```

claadder.vhd

4.2 CLA Module

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 entity CLA is
4   Port ( g : in  STD_LOGIC_VECTOR (3 downto 0);
5         p : in  STD_LOGIC_VECTOR (3 downto 0);
6         c : out STD_LOGIC_VECTOR (3 downto 0);
7         c0 : in STD_LOGIC);
8 end CLA;
9
10 architecture Behavioral of CLA is
11
12 begin
13
14   c(0) <= g(0) or (p(0) and c0);
15   c(1) <= g(1) or (p(1) and (g(0) or (p(0) and c0)));
16   c(2) <= g(2) or (p(2) and (g(1) or (p(1) and (g(0) or (p(0) and
17     c0))));
18   c(3) <= g(3) or (p(3) and (g(2) or (p(2) and (g(1) or (p(1) and (
19     g(0) or (p(0) and c0))))));
20
21 end Behavioral;

```

CLA.vhd

4.3 Propagation Module

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;

4 entity propgen is
5     Port ( a : in  STD_LOGIC_VECTOR (3 downto 0);
6           b : in  STD_LOGIC_VECTOR (3 downto 0);
7           p : out STD_LOGIC_VECTOR (3 downto 0);
8           g : out STD_LOGIC_VECTOR (3 downto 0));
9 end propgen;

10 architecture Behavioral of propgen is
11
12 begin
13
14     g <= a and b;
15
16     p <= a or b;
17
18 end Behavioral;

```

propgen.vhd

4.4 Test

```

1 LIBRARY ieee;
2 USE ieee.std_logic_1164.ALL;

4 ENTITY claadder_test IS
5     END claadder_test;

6 ARCHITECTURE behavior OF claadder_test IS
7
8     -- Component Declaration for the Unit Under Test (UUT)
9
10    COMPONENT claadder
11    PORT(
12        cin : IN  std_logic;
13        co  : OUT std_logic;
14        A   : IN  std_logic_vector(3 downto 0);
15        B   : IN  std_logic_vector(3 downto 0);
16        S   : OUT std_logic_vector(3 downto 0)
17    );
18    END COMPONENT;

19
20
21
22    --Inputs
23    signal cin : std_logic := '0';
24    signal A   : std_logic_vector(3 downto 0) := (others => '0');
25    signal B   : std_logic_vector(3 downto 0) := (others => '0');
26
27    --Outputs
28    signal co  : std_logic;
29    signal S   : std_logic_vector(3 downto 0);
30
31 BEGIN

```

```

32  — Instantiate the Unit Under Test (UUT)
34  uut: claadder PORT MAP (
36          cin => cin,
38          co => co,
40          A => A,
42          B => B,
44          S => S
46      );
48
49  — Stimulus process
50  stim_proc: process
51  begin
52      — hold reset state for 100 ns.
53      wait for 10 ns;
54
55      A <= "0001";
56
57      wait for 10 ns;
58
59      B <= "0001";
60
61      wait for 10 ns;
62
63      A <= "0010";
64
65      wait for 10 ns;
66
67      A <= "1111";
68
69      wait for 10 ns;
70
71      A <= "0111";
72      cin <= '1';
73
74      wait for 10 ns;
75
76      B <= "0111";
77
78      wait for 10 ns;
79
80      B <= "0000";
81      A <= "0000";
82
83      wait;
84  end process;
85
86  END;

```

claadder_test.vhd

5 Conclusions

The purpose of this lab was achieved. A high-speed adder was built and tested. Operation was verified through simulation and physical implementation.