| propgen Project Status (09/30/2014 - 21:00:01) | |||
| Project File: | HighSpeedAdder.xise | Parser Errors: | No Errors |
| Module Name: | propgen | Implementation State: | Programming File Not Generated |
| Target Device: | xc3s500e-4fg320 |
|
|
| Product Version: | ISE 14.6 |
|
|
| Design Goal: | Balanced |
|
|
| Design Strategy: | Xilinx Default (unlocked) |
|
|
| Environment: |
|
||
| Detailed Reports | [-] | |||||
| Report Name | Status | Generated | Errors | Warnings | Infos | |
| Synthesis Report | ||||||
| Translation Report | ||||||
| Map Report | ||||||
| Place and Route Report | ||||||
| CPLD Fitter Report (Text) | ||||||
| Power Report | ||||||
| Post-PAR Static Timing Report | ||||||
| Bitgen Report | ||||||
| Secondary Reports | [-] | ||
| Report Name | Status | Generated | |
| ISIM Simulator Log | Out of Date | Tue Sep 30 20:58:25 2014 | |
| WebTalk Report | Current | Tue Sep 30 20:59:54 2014 | |
| WebTalk Log File | Current | Tue Sep 30 21:00:01 2014 | |