

Final Project
Serial Transmitter/Receiver
ECE 446

Peter CHINETTI

December 2, 2014

Instructor: Professor SHANECHI

Contents

1	Abstract	3
2	Implementation	3
2.1	Transmitter	3
2.2	Receiver	3
3	Flow Charts	4
3.1	Transmitter	4
3.2	Receiver	5
4	Code Listings	6
4.1	Full Transmitter Receiver Pair	6
4.2	Transmitter	8
4.3	Receiver	10
4.3.1	Receiver Clock Divider	12
4.4	Clock Divider	13
5	Implementation Constraints	15
6	Engineering and Design Challenges	15
7	Possibilities for Expansion	15
8	Alternative Techniques	15
9	Conclusion	16

1 Abstract

For this project, a simple serial receiver/transmitter pair was built. The pair operates at a selectable baud rate (1 or 10 baud). It was written in VHDL for implementation on the Spartan-3E FPGA board.

2 Implementation

The project is broken into two major components:

2.1 Transmitter

The transmitter is simple, a FSM looping between the states of idleness and transmission. The ports to the module are a 8 bit data vector, a ready line to signal the transmitter that the input vector has settled, a clock fed at the baud rate, an output to signal to the device feeding data transmission completed, and the transmission line.

From the idle state, after the input vector is loaded with data to be transmitted, the user must assert the ready signal. This prevents the transmission from starting before the correct data is loaded. After transmission has completed, the transmitter will assert its done signal, informing the user that new data can be loaded safely. The data on the input vector must remain stable between the time that the ready input is asserted and the done signal replies.


2.2 Receiver

The receiver is more complicated, to account for the asynchronous nature of the serial signal. It too is a state machine, but it has two 'clocks' the clk input is connected to a source running at 16 times the baud rate, and a resettable counter that divides that clock by 16. When the falling edge that starts the byte is sensed, the counter is aligned to sample at the center of each bit.


On the receiver, the done signal is asserted when the receiver is in an idle state, and the output vector can be safely sampled. If the done signal is not asserted, the vector is loading new data. The err signal is asserted if there is a framing error, informing the user to discard the output vector.

3 Flow Charts

3.1 Transmitter



3.2 Receiver



4 Code Listings

4.1 Full Transmitter Receiver Pair

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4
5 entity rx_tx is
6     Port ( din : in  STD_LOGIC_VECTOR (7 downto 0);
7           dout : out STD_LOGIC_VECTOR (7 downto 0);
8           speed : in  STD_LOGIC;
9           clk : in  STD_LOGIC;
10          strataflash_oe : out std_logic;
11          strataflash_ce : out std_logic;
12          strataflash_we : out std_logic;
13          lcd_d : inout std_logic_vector(7 downto 4);
14          lcd_rs : out std_logic;
15          lcd_rw : out std_logic;
16          lcd_e : out std_logic);
17 end rx_tx;
18
19 architecture Behavioral of rx_tx is
20     component rx is
21         Port ( rx_line : in  STD_LOGIC;
22               clk : in  STD_LOGIC;
23               err : out  STD_LOGIC := '1';
24               data : out  STD_LOGIC_VECTOR (7 downto 0) := "0000000";
25               ready : out  STD_LOGIC);
26     end component;
27     component tx is
28         Port ( clk : in  STD_LOGIC;
29               ready : in  STD_LOGIC;
30               data : in  STD_LOGIC_VECTOR (7 downto 0);
31               tx_line : out  STD_LOGIC;
32               done : out  STD_LOGIC);
33     end component;
34     component LCD_IF is
35         Port ( int1 : in  std_logic_vector(3 downto 0);
36               int2 : in  std_logic_vector(3 downto 0);
37               int3 : in  std_logic_vector(3 downto 0);
38               int4 : in  std_logic_vector(3 downto 0);
39               strataflash_oe : out std_logic;
40               strataflash_ce : out std_logic;
41               strataflash_we : out std_logic;
42               lcd_d : inout std_logic_vector(7 downto 4);
43               lcd_rs : out std_logic;
44               lcd_rw : out std_logic;
45               lcd_e : out std_logic;
46               clk_50mhz : in  std_logic);
47     end component;
48     --The selectable clocks feed the data rates required for 1 and 10
49     --baud comms
50     --as well as the 16x multiplied clock the rx side needs.
51     component selectable_clock is
52         Port ( clk : in  std_logic;
53               s0 : in  std_logic;
```

```

53         s1 : in std_logic;
           out_clk : out std_logic);
55 end component;
signal input_buffer , output_buffer : STDLOGIC.VECTOR(7 downto 0)
;
57 signal rx_sel_0 , rx_sel_1 , tx_sel_0 , tx_sel_1 : STD_LOGIC;
signal rx_clk , tx_clk : STD_LOGIC;
59 signal tx_ready , tx_done : STD_LOGIC;
signal comms_line : STD_LOGIC;
61 signal rx_ready , rx_err : STD_LOGIC;

63 begin
tx_0 : tx
65 port map(
67     clk => tx_clk ,
        ready => tx_ready ,
69     data => input_buffer ,
        tx_line => comms_line ,
        done => tx_done);
71 rx_0 : rx
port map(
73     rx_line => comms_line ,
        clk => rx_clk ,
75     err => rx_err ,
        data => output_buffer ,
77     ready => rx_ready);
rx_clk_sel : selectable_clock
79 port map(
        clk => clk ,
81     s0 => rx_sel_0 ,
        s1 => rx_sel_1 ,
83     out_clk => rx_clk);
tx_clk_sel : selectable_clock
85 port map(
        clk => clk ,
87     s0 => tx_sel_0 ,
        s1 => tx_sel_1 ,
89     out_clk => tx_clk);
lcd_0 : LCD_IF
91 port map(
        int1 => input_buffer(3 downto 0) ,
93     int2 => input_buffer(7 downto 4) ,
        int3 => output_buffer(3 downto 0) ,
95     int4 => output_buffer(7 downto 4) ,
        strataflash_oe => strataflash_oe ,
97     strataflash_ce => strataflash_ce ,
        strataflash_we => strataflash_we ,
99     lcd_d => lcd_d ,
        lcd_rs => lcd_rs ,
101    lcd_rw => lcd_rw ,
        lcd_e => lcd_e ,
103    clk_50mhz => clk);
--locking the tx ready line ready to transmit
105 tx_ready <= '1';
process(tx_done , din)
107 begin
        --using the 'done' line for flow control instead

```

```

109     if tx_done = '1' then
110         input_buffer <= din;
111     end if;
112 end process;
113 process(rx_ready, rx_err, output_buffer)
114 begin
115     --this might be hard to debug, as errors are opaque
116     if rx_ready = '1' and rx_err = '0' then
117         dout <= output_buffer;
118     end if;
119 end process;
120 process(speed)
121 begin
122     if speed = '1' then
123         --10 baud rx/tx
124         --rx runs at 160 Hz
125         rx_sel_0 <= '1';
126         rx_sel_1 <= '1';
127         --tx runs at 10 Hz
128         tx_sel_0 <= '0';
129         tx_sel_1 <= '1';
130     else
131         --1 baud rx/tx
132         --rx runs at 16 Hz
133         rx_sel_0 <= '0';
134         rx_sel_1 <= '0';
135         --tx runs at 1 Hz
136         tx_sel_0 <= '1';
137         tx_sel_1 <= '0';
138     end if;
139 end process;
end Behavioral;

```

../RS-232/rx.tx.vhd

4.2 Transmitter

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4
5 entity tx is
6     Port ( clk : in  STD_LOGIC;
7           ready: in  STD_LOGIC;
8           data : in  STD_LOGIC_VECTOR (7 downto 0);
9           tx_line : out STD_LOGIC;
10          done : out  STD_LOGIC);
11 end tx;
12
13 architecture Behavioral of tx is
14     type state is (idle, start_bit, bit_0, bit_1, bit_2, bit_3, bit_4,
15                   bit_5, bit_6, bit_7, stop_bit);
16     signal f : state;
17     signal p : state := idle;

```



```

begin
19 process (clk)
begin
21   -- FSM based implementation switches at the clocks
   if rising_edge(clk) then
23     p <= f;
   end if;
25 end process;

27 process (p,ready, data)
begin
29   case p is
   when idle =>
31     --The ready line unlocks the FSM
   --from it's idle state. It exists
33     --to allow the input lines to settle
     tx_line <= '1';
35     done <= '1';
     if ready = '1' then
37       f <= start_bit;
     else
39       f <= idle;
     end if;
41   when start_bit =>
     done <= '0';
43     tx_line <= '0';
     f <= bit_0;
45   when bit_0 =>
     tx_line <= data(7);
47     f <= bit_1;
   when bit_1 =>
49     tx_line <= data(6);
     f <= bit_2;
51   when bit_2 =>
     tx_line <= data(5);
53     f <= bit_3;
   when bit_3 =>
55     tx_line <= data(4);
     f <= bit_4;
57   when bit_4 =>
     tx_line <= data(3);
59     f <= bit_5;
   when bit_5 =>
61     tx_line <= data(2);
     f <= bit_6;
63   when bit_6 =>
     tx_line <= data(1);
65     f <= bit_7;
   when bit_7 =>
67     tx_line <= data(0);
     f <= stop_bit;
69   when stop_bit =>
     tx_line <= '1';
71     f <= idle;
   end case;
73 end process;

```

```
75 end Behavioral;
```

../RS-232/tx.vhd

4.3 Receiver

```
library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;

4
entity rx is
6   Port ( rx_line : in  STD_LOGIC;
          clk      : in  STD_LOGIC;
          err      : out STD_LOGIC := '1';
          data     : out STD_LOGIC_VECTOR (7 downto 0) := "00000000";
10          ready  : out STD_LOGIC);
end rx;

12
architecture Behavioral of rx is
14   component clk_sampler is
        Port ( reset : in  STD_LOGIC;
16             clk   : in  STD_LOGIC;
                full  : out STD_LOGIC);
18   end component;
   signal sampler_full, sampler_reset : STD_LOGIC;
20   type state is (idle, start_bit, bit_0, bit_1, bit_2, bit_3, bit_4
                  , bit_5, bit_6, bit_7, stop_bit);
   signal f : state;
22   signal p : state := idle;
begin
24   cs_0 : clk_sampler
   port map(
26     clk => clk,
        reset => sampler_reset,
28     full => sampler_full);
   process (clk)
30   begin

32     if rising_edge(clk) then
        p <= f;
34     end if;
   end process;
36   process(rx_line, sampler_full, p)
   begin
38     case p is
        when idle =>
40       if rx_line = '0' then
            --falling edge of start bit detected,
42             --reset the clock divider to 1/2 period
            sampler_reset <= '1';
44             f <= start_bit;
            end if;
46       ready <= '1';
        when start_bit =>
48       ready <= '0';
```

```

50     sampler_reset <= '0';
    if sampler_full = '1' then
52         if rx_line = '0' then
            f <= bit_0;
            else
54             f <= idle;
            end if;
        end if;
56     when bit_0 =>
        data(7) <= rx_line;
        if sampler_full = '1' then
58             f <= bit_1;
            else
60             f <= bit_0;
            end if;
        when bit_1 =>
64         data(6) <= rx_line;
        if sampler_full = '1' then
66             f <= bit_2;
            else
68             f <= bit_1;
            end if;
        when bit_2 =>
72         data(5) <= rx_line;
        if sampler_full = '1' then
74             f <= bit_3;
            else
76             f <= bit_2;
            end if;
        when bit_3 =>
78         data(4) <= rx_line;
        if sampler_full = '1' then
80             f <= bit_4;
            else
82             f <= bit_3;
            end if;
        when bit_4 =>
86         data(3) <= rx_line;
        if sampler_full = '1' then
88             f <= bit_5;
            else
90             f <= bit_4;
            end if;
        when bit_5 =>
92         data(2) <= rx_line;
        if sampler_full = '1' then
94             f <= bit_6;
            else
96             f <= bit_5;
            end if;
        when bit_6 =>
100        data(1) <= rx_line;
        if sampler_full = '1' then
102            f <= bit_7;
            else
104            f <= bit_6;
            end if;

```

```

106     when bit_7 =>
107         data(0) <= rx_line;
108         if sampler_full = '1' then
109             f <= stop_bit;
110         else
111             f <= bit_7;
112         end if;
113     when stop_bit =>
114         if sampler_full = '1' then
115             if rx_line = '1' then
116                 err <= '0';
117             else
118                 err <= '1';
119             end if;
120             f <= idle;
121         else
122             f <= stop_bit;
123         end if;
124     end case;
125
126 end process;
127
128 end Behavioral;

```

../RS-232/rx.vhd

4.3.1 Receiver Clock Divider

```

library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;

4 use IEEE.NUMERIC_STD.ALL;

6
8 entity clk_sampler is
9     Port ( reset : in  STD_LOGIC;
10           clk   : in  STD_LOGIC;
11           full  : out STD_LOGIC);
12 end clk_sampler;

13 architecture Behavioral of clk_sampler is
14     signal counter: unsigned(3 downto 0) := "0000";
15 begin
16
17     process(clk , reset)
18     begin
19         if reset = '1' then
20             --reset for a half count.
21             counter <= "1000";
22         elsif rising_edge(clk) then
23             counter <= counter + "0001";
24         end if;
25     end process;
26
27     process(counter)

```

```

28 begin
    --Full is 1/16 of the incoming frequency
30     if counter = "1111" then
        full <= '1';
32     else
        full <= '0';
34     end if;
end process;

36
process(reset)
38 begin
    end process;
40
end Behavioral;

```

../RS-232/clk_sampler.vhd

4.4 Clock Divider

```

-- Selectable output frequency clock divider code.
2 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
4 use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
6 entity selectable_clock is
    Port ( clk : in std_logic;
8         s0 : in std_logic;
        s1 : in std_logic;
10        out_clk : out std_logic);
end selectable_clock;
12 --If s1 and s0 are both low, the output clock rate is 16 Hz.
--If s1 is low and s0 is high, the output clock rate is 1 Hz.
14 --If s1 is high and s0 is low, the output clock rate is 10 Hz.
--If s1 and s0 are both high, the output clock rate is 160 KHz.
16 architecture Behavioral of selectable_clock is
begin
18     process (clk, s0, s1)
        variable count : integer := 0;
20     begin
        if clk = '1' and clk'event then
22         count := count + 1;
        -- Start a process.
24         -- Variable declaration.
        -- Rising edge detection.
        -- Code to create the 16 Hz clock.
26         if s0 = '0' and s1 = '0' then
            if count >= 3125000 then
28                 -- Taken off a 50MHz clock.
                count := 0;
30                 -- Reset count for next cycle.
            end if;
32         if count >= 0 and count <= 1562500 then
            out_clk <= '1';
34             -- High portion of 16 HZ clock.
        else
36

```

```

    out_clk <= '0';
38    -- Low portion of 16 HZ clock.
    end if;
40  end if;
    -- Code to create the 1 Hz clock.
42  if s0 = '1' and s1 = '0' then
    if count >= 50000000 then
44    -- Taken off a 50MHz clock.
    count := 0;
46    -- Reset count for next cycle.
    end if;
48    if count >= 0 and count <= 25000000 then
    out_clk <= '1';
50    -- High portion of 1 HZ clock.
    else
52    out_clk <= '0';
    -- Low portion of 1 HZ clock.
54    end if;
    end if;
    -- Code to create the 10 Hz clock.
56  if s0 = '0' and s1 = '1' then
    if count >= 5000000 then
58    -- Taken off a 50MHz clock.
    count := 0;
60    -- Reset count for next cycle.
    end if;
62    if count >= 0 and count <= 2500000 then
64    out_clk <= '1';
    -- High portion of 10 HZ clock.
66    else
    out_clk <= '0';
68    -- Low portion of 10 HZ clock.
    end if;
70  end if;
    -- Code to create the 160 Hz clock.
72  if s0 = '1' and s1 = '1' then
    if count >= 312500 then
74    -- Taken off a 50MHz clock.
    count := 0;
76    -- Reset count for next cycle.
    end if;
78    if count >= 0 and count <= 156250 then
    out_clk <= '1';
80    -- High portion of 160 Hz clock.
    else
82    out_clk <= '0';
    -- Low portion of 160 Hz clock.
84    end if;
    end if;
86  end if;
    end process;
88  end Behavioral;

```

../RS-232/clk_divider.vhd

5 Implementation Constraints

The only constraints in this project were the desired baud rate and the available space on the FPGA. This project had neither the speed nor the size to pose a serious implementation problem.

6 Engineering and Design Challenges

The most challenging section of this design was manipulating the 50MHz onboard clock to produce two sets of three slower rates. The selectable clock divider circuit provided in the lab manuals was modified to produce the required rates.

The rest of the design was a straightforward series of FSMs.


7 Possibilities for Expansion

This asynchronous communication unit could be used in any 3.3 volt digital circuit that required only a low speed link, as the data transfer rate is very low. A faster version of the circuit is used to interconnect many hobbyist electronics project, such as those using an Arduino.

If the design requirements were changed to include a need for error correction, hamming codes could be interwoven into the data bits to provide that functionality. Unfortunately, these bits would slow data rate, and each frame would either have to be extended or it would transmit fewer bits.

8 Alternative Techniques

What we have implemented in this lab is not true RS-232, as RS-232 has voltages between -15 to -3 and 3 to 15 volts, not 0 to 3.3 as this transmitter actually outputs. A diagram of an RS-232 transmission of the letter 'K' is below:



Instead, what we built in lab is an UART (Universal Asynchronous Receiver/-Transmitter). The UART protocol has the high idle states and non-reversed signaling at DC voltages. [3]

A limitation both RS-232 and the implemented transmitter is data rate. It is very difficult to increase the data rate of these designs enough to make them competitive with their successor interconnect protocol: USB. USB transmissions happen on a pair of differential lines, where the signal is protected somewhat from noise. This and other improvements allow USB to transmit at 480 Mbit/s, significantly higher than is possible with RS-232. [1]

9 Conclusion

Much was learned in the construction of this unit. Integration and testing of small modules was successfully performed. Working with pre-built modules such as the LCD driver unit was also practiced. The unit works, and could be useful as a component in low speed applications.

References

- [1] Compaq, HP, Intel, Lucent, Microsoft, NEC and Philips, *Universal Serial Bus Specification Revision 2.0*. USB Implementers Forum, 2000
- [2] Samuel Tardieu, *Rs232 Oscilloscope trace*, Web, March, 2009
- [3] Various, *Universal Asynchronous Receiver/Transmitter* Wikipedia, 2014