# **Combinational Circuits**

# Introduction to VHDL for FPGAs

#### I. INTRODUCTION :

VHDL stands for VHSIC (very high speed integrated circuits) Hardware Description Language. Sported by US Department of Defense and later became IEEE standard. There are many revisions of VHDL [1987 and 1993]. VHDL can describe and model really complex systems. To get some understanding of this language, an example design will be used. This is a Half Adder that has following block diagram and truth table. This is a simple combinational circuit where output values are solely depends on input values. There is no memory component where output value stored.



Figure 1. Half Adder Block Diagram

Table 1. Half Adder Truth Table

А	В	Sum	Cout
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Using Boolean algebra Sum and Cout can be written in terms of input :

$$Sum = \overline{A} \cdot B + A \cdot \overline{B} = A \oplus B$$

### $Cout = A \cdot B$

Using the Boolean equations Sum [1] and Cout [2] the schematic would be,



Figure 2. Half Adder Schematic

library use iee entity H port	e.std_logic_116	4.all; : in std_logic;	<pre>// Due to special std_logic is used the std_logic_1164 needs to be used. // You can use many different data type, functions and operators. // This is the entity declaration. You must have an entity name. // Input and output must be declared in entity. This is description of block // diagram of HA that is given in figure 1. The std_logic data type is used</pre>
	Sum, Cout	: out std_logic	// for input and output.
	);		// I/O port declaration*: signal_name1, signal name2, : mode data_type
end HA	λ;		// Entity must be ended.
archite	ecture gate_HA c	of HA is	<pre>// Operation of the circuit (what schematic) is described in here. Architecture // has a unique name (gate_HA). All of the internal signals, constants, and</pre>
begin			// components must be declared before the "begin" statement.
			// Description of operation is between "begin" and "end" .
	Sum <= A xor B	3;	// These statements are concurrent statements.
	Cout <= A and	В;	// The left side of the statement is output and when one of the inputs (A or B) is // changed after a delay, the new value of Cout is assigned.
end ga	te_HA;		// end the begin statement and name of the architecture.

\* Data Types : VHDL is a strongly typed language where data type must be declared correctly. One of the most commonly used type is std\_logic.

std\_logic : This type has following values :

Value	Description
'U'	Uninitialized
'X'	Unknown
·0'	Logic 0 (driven)
'1'	Logic 1 (driven)
ʻZ'	High Impedance
'W'	Weak 1
'L'	Logic 0 (read)
'Н'	Logic 1 (read)
<b>`_`</b>	Don't care

*Figure 3.std\_logic values* 

Some of the common *std\_logic* deceleration ;

Sum : out std\_logic\_vector (7 downto 0)

//Sum is 8-bit output (MSB = A(7), LSB = A(0)) .

- Sum : out std\_logic\_vector (0 downto 7)
- //Sum is 8-bit output (MSB = A(0), LSB =A(7)).

#### 2-) Structural description of Half Adder is

Most of the systems are made of smaller subsystems. You can build a large system by *instantiation* of smaller systems. Designing large system using *component instantiation* is known as *structural description*. The HA as structural description,



Figure 4. Structural Description of Half Adder



library ieee;								
use ieee.std logic 1164.all;								
entity xor2 i								
	5							
port (								
A, E	3 : in st	d_logic;						
Z	Z : out std_logic							
);								
enc	end xor2;							
architecture	architecture dataflow of and2 is							
begin								
Z <= A xor B;								
end dataflov	N;							
•								

Figure 5. Description of AND and XOR gates.

Structural Description of HA using "component instanti	ation".
architecture struct_HA of HA is	// name of the architecture.
component xor2	// Component declaration of XOR2 gate.
port(a,b: in std_logic; z: out std_logic);	// Port declaration is similar to entity declaration above.
end component;	// end component
component and2	<pre>// Component declaration of AND2 gate</pre>
port(a,b: in std_logic; z: out std_logic);	// Port declaration is similar to entity declaration above.
end component;	// end component
begin	
U1 : xor2 port map(a => A, b => B, z => Sum);	// instantiate component XOR2
U2 : and2 port map(a => A, b => B, z => Cout);	// instantiate component AND2
End struct HA;	
,	

Messages				
🔷 /ha_s/a	0			
🔷 /ha_s/b	1			
✓ /ha_s/sum✓ /ha_s/cout	1			
🔶 /ha_s/cout	0			

Figure 6. Simulation results.

-- Structural Description of HA using "entity instantiation". architecture struct\_HA of HA is begin U1 : entity xor2 port map(a => A, b => B, z => Sum); U2 : entity and2 port map(a => A, b => B, z => Cout); End struct\_HA;

II. RTL (Register Transfer Level) Combinational Circuits:

RTL is useful for computer design where machine language instructions are defined as sequence of more primitive steps involving loading, storing, combining and testing registers.

2.1. RTL Components

2.1.1. Operators and Data Types

Table 2.1 Operators and Data Types VHDL-93 and IEEE std\_logic\_1164

Operator	Description	Data type of operands	Data type of result		
x ** y	Exponent	integer	integer		
x – y	Subtraction				
x * y	Multiplication	Integer type for constant	Integer type for constant and array boundaries, not		
x / y			hesis		
x + y	Addition				
x & b	concatenation	1-D array element	1-D Array		
x = y	Equal to	any	Boolean		
x /= y	Not equal to				
x < y	Less than				
x <= y	Less than or equal to	Scalar or 1 D Array	Boolean		
x > y	Greater than	Scalar or 1-D Array			
x >= y	Greater than or equal to				
not x	negation				
x and y	And	Dooloon and look	atd logic vector		
x or b	Or	Boolean, std_logic	c, std_logic_vector		
x xor b	Xor				

Operator	Description	Data type of operands	Data type of result	
x + y	Addition			
x - y	Subtraction	Unsigned, natural signed, integer	unsigned signed	
x * y	Multiplication	signed, integer	SIGNEU	
x = y	Equal to			
x /= y	Not equal to		boolean	
x < y	Less than	Unsigned, natural		
x <= y	Less than or equal to	signed, integer		
x > y	Greater than			
x >= y	Greater than or equal to			

Table 2.2 Operators and Data Types IEEE numeric\_std

Table 2.3 Type conversion between std\_logic\_vector and numeric data types

Data Type of x	To data type	Conversion function/type casting
Unsigned, signed	std_logic_vector	std_logic_vector(x)
signed, std_logic_vector	unsigned	unsigned(x)
unsigned, std_logic_vector	signed	signed(x)
Unsigned, signed	integer	to_integer(x)
Natural	unsigned	to_unsigned(x, size)
integer	signed	to_signed(x, size)

Concatenation [1]:

signal	a1		:	std_logic;
signal	a4		:	<pre>std_logic_vector (3 downto 0);</pre>
signal	b8, c8,	d8	:	<pre>std_logic_vector (7 downto 0);</pre>
b8	<=	a4 & a4	1;	
c8	<=	a1&a1	L & a4 &	"00";
d8	<=	b8 (3 d	ownto 0	) & c8 (3 downto 0);

#### III. Conditional Signal assignments:

3.1. When-else

```
Signal_name <= expression_1 when Boolean_expression1 else
Expression_2 when Boolean_expression2 else
.
```

Expression\_i

.

### Example : (3-1 Mux) Table 3.1 Truth table for 3-1 MUX

A	В	С	Sel	Z
А	х	х	00	А
x	В	х	01	В
x	х	С	10	С
X	х	Х	11	Z

library IEEE; use IEEE.std\_logic\_1164.all;

Entity MUX\_When is port ( A, B, C : in std\_logic; Sel : in std\_logic\_vector (1 downto 0); Z : out std\_logic ); end MUX\_When;

Architecture behavioral of MUX\_When is begin Z <= A when Sel="00" else B when Sel="01" else C when Sel="10" else 'Z'; end behavioral;

Messages					
♦ /mux_when/a	0				
🔶 /mux_when/b	0				
Imux_when/c	1				
🖃 🔶 /mux_when/sel	11	00	01	10	11
/mux_when/z	Z				

Figure 3.1 Simulation Results:

### 3.2. Select

With sel select Signal\_name <= expression\_1 when choice\_1 Expression\_2 when choice\_2

Expression\_i when others

Example : (3-1 Mux) Table 3.1 Truth table for 3-1 MUX

A	В	С	Sel	Z	
А	х	х	00	А	
x	В	х	01	В	
x	х	С	10	С	
Х	Х	Х	11	Z	

library IEEE; use IEEE.std\_logic\_1164.all;

Entity MUX\_Select is port ( A, B, C : in std\_logic; Sel : in std\_logic\_vector (1 downto 0); Z : out std\_logic ); end MUX\_Select;

Architecture behavioral of MUX\_Select is begin With Sel select Z <= A when "00", B when "01", C when "10", 'Z' when others; end behavioral;

Messages					
♦ /mux_select/a	1				
/mux_select/b	1				
	0				
+	11	00	01	10	11
/mux_select/z	Z				

Figure 3.2 Simulation Results:

#### 3.3. Using PROCESS

Process (sensitivity list) Begin Sequential statements; End process;

3.3.1 Signal Assignment

Signals are assigned have different order in process and outside of process:

process (a,b) begin z <= a or b; z <= a and b; end process;

only the last statement is affected. The code that is given below is same as above

process (a,b) begin z <= a and b; end process;

3.3.2. If else Statement

```
If Boolean_exp_1 then
Sequential statements
elsIf Boolean_exp_1 then
Sequential statements
```

. else Sequential statements End if;

Example : (3-1 Mux) Table 3.1 Truth table for 3-1 MUX

А	В	С	Sel	Z
А	х	х	00	А
x	В	х	01	В
X	х	С	10	С
X	х	х	11	Z

*library IEEE; use IEEE.std\_logic\_1164.all;* 

Entity MUX\_IF is port ( A, B, C : in std\_logic; Sel : in std\_logic\_vector (1 downto 0); Z : out std\_logic ); end MUX\_IF;

```
Architecture behavioral of MUX_IF is
begin
process (A, B, C, Sel)
begin
if Sel = "00" then
Z \le A;
elsif Sel = "01" then
Z \le B;
elsif Sel = "10" then
Z <= C;
else
Z <= 'Z';
end if;
```

end process; end behavioral;

Messages					
♦ /mux_if/a	0				
<pre>/mux_if/a /mux_if/b /mux_if/c</pre>	0				
↓/mux_if/c	1				
+	11	00	01	10	11
✓ /mux_if/z	Z				

Figure 3.3 Simulation Results:

3.3.2. Case Statement

Case sel is

When choice\_1 => Sequential statements; When choice\_2 => Sequential statements;

When others =>

Sequential statements;

End case

.

```
library IEEE;
use IEEE.std_logic_1164.all;
Entity MUX_CASE is
port (
A, B, C: in std_logic;
Sel : in std_logic_vector (1 downto 0);
Z : out std_logic );
end MUX_CASE;
Architecture behavioral of MUX_CASE is
begin
process (A,B,C,Sel)
 begin
case Sel is
when "00" =>
 Z \ll A;
when "01" =>
 Z <= B;
 when "10" =>
 Z <= C;
 when others =>
 Z <= 'Z';
end case;
end process;
end behavioral;
```





Tutorial assignments :

1-) Using 2 HA and component instantiation please design 1 full adder.

2-) Using if-else, case design 32-bit 5-1 Multiplexers.

References :

[1] FPGA PROTOTYPING BY VHDL EXAMPLES , Pong P. Chu, Wiley Publishing, 2008

[2] DIGITAL DESIGN , John F. Wakerly, Prenticehall, 2006