

CLR.L \$A000Number of Bus Cycles : 7

Bus Cycle #	Address	Data	R/ \bar{W}	\bar{UDS}	\bar{LDS}	\bar{AS}	FC2	FC1	FC0
1	A000	42B9	1	0	0	0	1	1	0
2	A002	0000	1	0	0	0	1	1	0
3	A004	A000	1	0	0	0	1	1	0
4	A000	42B9	1	0	0	0	1	0	1
5	A002	0000	1	0	0	0	1	0	1
6	A002	0000	0	0	0	0	1	0	1
7	A000	0000	0	0	0	0	1	0	1
8									

ROR (A2)+Number of Bus Cycles : 3

Bus Cycle #	Address	Data	R/ \bar{W}	\bar{UDS}	\bar{LDS}	\bar{AS}	FC2	FC1	FC0
1	A000	E6DA	1	0	0	0	1	1	0
2	A200	U	1	0	0	0	1	0	1
3	A200	U	0	0	0	0	1	0	1
4									
5									

PEA -15(A2)Number of Bus Cycles : 4

Bus Cycle #	Address	Data	R/ \bar{W}	\bar{UDS}	\bar{LDS}	\bar{AS}	FC2	FC1	FC0
1	A000	486A	1	0	0	0	1	1	0
2	A002	FFF1	1	0	0	0	1	1	0
3	A6FE	A1F1	0	0	0	0	1	0	1
4	A6FC	0000	0	0	0	0	1	0	1
5									

ADDI.L # \$2, 2(A2,A0)Number of Bus Cycles : 8

Bus Cycle #	Address	Data	R/ \bar{W}	\bar{UDS}	\bar{LDS}	\bar{AS}	FC2	FC1	FC0
1	A000	06B2	1	0	0	0	1	1	0
2	A002	0000	1	0	0	0	1	1	0
3	A004	0002	1	0	0	0	1	1	0
4	A006	8002	1	0	0	0	1	1	0
5	4202	U	1	0	0	0	1	0	1
6	4204	U	1	0	0	0	1	0	1
7	4204	U	0	0	0	0	1	0	1
8	4202	U	0	0	0	0	1	0	1

