## EXPERIMENT \#6

## Input / Output Design

### 1.0 Purpose

The purpose of this experiment is to introduce the user to the concepts of memory mapped I/O and interrupts.

### 2.0 Component Requirements

Quantity: Description: (Mfr.; Mfr. Part No.)
2 Octal Latch; Motorola; SN74LS373N
2 7-Segment Display Driver; Motorola; SN74LS48N
2 7-Segment Display; G.I. Opto; MAN74
1 DIP Switch, SPST, 8 position; Grayhill; 76RSB08
8 Resistors, 1 K ohm, $1 / 4 \mathrm{~W}, 5 \%$
TBD Misc. TTL Logic Gates (AND, OR, inverters, buffers, decoders, etc.)

### 3.0 Background

A. Memory-Mapped Input / Output (I/O)

There are two different types of philosophies when it comes to interfacing to I/O devices. These are known as "Memory Mapped" I/O and "Isolated" I/O. The MC68000 uses the memory-mapped I/O philosophy. This implies that all I/O devices are accessed by reading and writing to memory locations within the microprocessor's address space.

The discussion provided in Experiment \#5 concerning the timing relationships of asynchronous bus cycles is also relevant to I/O design.
B. Interrupts

The MC68000 microprocessor is equipped with 3 interrupt request signals (*IPL2, *IPL1, *IPL0) which provide a maximum of 7 distinct interrupt levels, and a normal operating level (level 0). The Status Register contains three Interrupt Mask Bits (I2, I1, I0) which are the logical complement of the interrupt hardware signals. The following chart illustrates the relationship between the interrupt request signals and the interrupt mask bits.

| Interrupt Request Signals |  |  | Interrupt Mask Bits |  |  | Requested Interrupt Level |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| *IPL2 | *IPL1 | *IPL0 | I2 | I1 | I0 |  |
| 0 | 0 | 0 | 1 | 1 | 1 | 7 (highest priority) |
| 0 | 0 | 1 | 1 | 1 | 0 | 6 |
| 0 | 1 | 0 | 1 | 0 | 1 | 5 |
| 0 | 1 | 1 | 1 | 0 | 0 | 4 |
| 1 | 0 | 0 | 0 | 1 | 1 | 3 |
| 1 | 0 | 1 | 0 | 1 | 0 | 2 |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 (lowest priority) |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 (none) |

When dealing with interrupts, the device requesting service activates a hardware signal called an Interrupt Request line. (*IRQ). The interrupt request lines from several peripheral devices are prioritized, encoded and inputted to the three interrupt request lines of the MC68000. The interrupt requests are made pending until the CPU completes the current instruction being executed. Once the instruction is completed, the current state of the processor is saved on the stack, and an interrupt acknowledge cycle begins.

The MC68000 compares the incoming interrupt request to the current interrupt priority level stored in the Status Register's Interrupt Mask Bits. If the incoming level is less than or equal to the current interrupt priority level, then the interrupt is not serviced.

The following is a list of the interrupt level settings for the SANPER-1 Educational Lab Unit.

| Interrupt Level |  | Interrupting Device | Vector No. (Decimal) |
| :---: | :--- | :--- | :--- |
| 7 |  | ABORT Switch | 31 |
| 6 | ACIA2 (Host Port) | 30 |  |
| 5 | ACIA1 (Terminal Port) | 29 |  |
| 4 | ACIA3, Speech, PIA | 28 |  |
|  | devices |  |  |
| 3 | PI/T Parallel Ports (*PIRQ) | U.V. |  |
| 2 | PI/T Timer (*TOUT) | U.V. |  |
| 1 | System Expansion Board | A.V. or U.V. |  |
| 0 | Normal CPU Operation | Not Used |  |
|  | (No interrupt pending) |  |  |

Where: U.V. = User-vectored interrupt
A.V. = Auto-vectored interrupt

Interrupt Level 1 (*IRQ1) is made accessible to the user through the System Expansion Board. This interrupt level may be either Auto-Vectored or UserVectored depending upon the jumper configurations on the SANPER-1 System

Board. The user may assume that the SANPER-1 ELUs have been configured for Auto-Vectored Interrupts on Interrupt Level 1.

### 4.0 Statement of Problem

In this experiment the student will design and implement the hardware and software to read data from a DIP switch, pass this data to a software counter, and display the counter's outputs on two 7-Segment Displays.

### 5.0 Preliminary Assignment

1. Design and draw a detailed schematic diagram of the hardware required to perform the input function of reading data from a DIP Switch, and the output function of writing data to two 7-Segment displays.

Your schematic diagram should include the following devices and circuitry:

- the address decoder logic
- the *DTACK signal generator logic
- the I/O latches
- the DIP Switch
- the pull-up resistors
- the 7-Segment Display Drivers
- the 7-Segment Displays

The MC68000 inputs or reads data from the 8-position DIP switch through one of the latches. The resistors perform a pull-up function for the latch inputs. The MC68000 outputs or writes data to the 7-Segment drivers and displays through the other latch.

The input and output latches must reside within the 64 K address range of $\$ 060000$ to \$06FFFF. Both latches must use the same even address. Not all of this address range is available however. The following addresses are reserved for other hypothetical devices in the system.

Device 1: \$060000-\$0607FF
Device 2: \$063000-\$065FFF
Device 3: \$068000-\$0680FF
Device 4: \$06B000-\$06B00F
Device 5: \$06D000-\$06DFFF
The latches may be placed in any non-occupied address location. The user must decode around the existing devices, so that no other device is unintentionally selected. The user must initially use full address decoding to enter within the 64 K address space at $\$ 060000$. The user may then employ partial decoding and use a minimal number of address lines to select the latches.

HINT: Use one of the SANPER-1 ELU's Block Select lines as part of your address decoding implementation.

Additionally, the user must design circuitry to generate a *DTACK signal to the MC68000 whenever the latches are accessed. The user must determine if any wait states need to be inserted based upon the propagation delay through the address decoding logic and the latches.
2. Using your schematic diagram and parts kit, build your I/O circuit on a breadboard strip. If a DIP switch is not available, simulate it by tying the latch inputs either to +5 V DC or ground.
3. Write an interrupt service routine that performs an input function of reading data from a DIP switch, and performs an output function of writing data to two 7-Segment displays.

The MC68000 reads and writes data to the latches in Binary Coded Decimal (BCD) format. The range of a BCD number is 0 to 9 .

The routine should read the value set on an 8-position DIP switch every time the ABORT Switch is depressed. The 8 -bit value should be read in as two BCD numbers, with the four least significant bits comprising the least significant $B C D$ digit, and the four most significant bits comprising the most significant BCD digit. Once the value is read in, it should immediately be displayed on the 7 -segment displays. This value is then passed to a two-digit BCD counter. The counter begins counting at the value read from the DIP switch, and increments one count at a time at a minimum rate of one count per second. The current counter value is always displayed in BCD notation on the two 7-Segment displays. The counter will count up to a maximum value of 99 , and then this interrupt service routine should exit and return back to TUTOR.

Note: Due to the fact that the numbers are BCD, the counter must be implemented with the MC68000's BCD instructions. An example of such an instruction is "ABCD" or "Add Decimal with Extend".

### 6.0 Procedure

1. Connect your hardware up to the SANPER-1 Educational Lab Unit.
2. Use TUTOR's Memory Modify (MM) Command to write data to the 7-Segment displays. If the displays do not show the proper value, debug your hardware.

Debugging Hint: Create a small test program to repeatedly write data to the 7Segment displays. Run the program and then enter the SANPER-1's Hardware Single-Step Mode. Continually single step through the test program until the problem is identified and fixed.
3. Set the appropriate exception vector to point to the interrupt service routine from Prelim \#3. Each time the user presses the ABORT Switch, the routine from Prelim \#3 will begin executing.
4. Set the DIP switch to a BCD value of 25 .
5. Run the program and verify that your hardware and software are working correctly. Test your design thoroughly by entering several values at the DIP switch, and verifying that the counter begins and ends counting at the proper values.

For each BCD digit, the only valid DIP switch values are in the range of 0000 to 1001.
6. Demonstrate to your Lab Instructor that your program is operating correctly.

### 7.0 Discussion

Submit the following to your Lab Instructor as a Final Report:

1. A commented listing for the programs of Prelim \#3.
2. A schematic diagram of your hardware design for Prelim \#1.
3. Review Chapter 7, "Hardware Description" of the Motorola Educational Computer Board User's Manual. Examine Sheet 2 of 3 of the MC68000 Educational Computer Board Schematic Diagram, and redraw only the ABORT switch circuitry. Describe in detail how this ABORT Switch circuitry operates.
4. The Exception Vector Table has vectors assigned for Uninitialized Interrupts and Spurious Interrupts. Discuss how each of these types of interrupts occurs. Discuss the significance and applications of each of these types of interrupts.
5. Discuss the differences between Auto Vectored and User Vectored interrupts. For how many of each type does the MC68000 allow?
6. Discuss the events that occur during an Interrupt Acknowledge (IACK) Bus Cycle.


BCD/i-Secmont Decoders/Drivers


NCIE: Any outout can be directiy =
comected to an ISD since a dropping resistor is included in the output circuit.
Tutin Table


## OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS; OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT

The SN54/74LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data (data changes asynchronously) when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH the bus output is in the high impedance state.

The SN54/74LS374 is a high-speed, low-power Octal D-type Flip-Flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A buffered Clock (CP) and Output Enable (OE) is common to all flip-flops. The SN54/74LS374 is manufactured using advanced Low Power Schottky technology and is compatible with all Motorola TTL families.

- Eight Latches in a Single Package
- 3-State Outputs for Bus Interfacing
- Hysteresis on Latch Enable
- Edge-Triggered D-Type Inputs
- Buffered Positive Edge-Triggered Clock
- Hysteresis on Clock Input to Improve Noise Margin
- Input Clamp Diodes Limit High Speed Termination Effects


## PIN NAMES

| $\mathrm{D}_{0}-\mathrm{D}_{7}$ | Data Inputs |
| :--- | :--- |
| LE | Latch Enable (Active HIGH) Input <br> CP <br> OE |
| Clock (Active HIGH going edge) Input  <br> $\mathrm{O}_{0}-\mathrm{O}_{7}$ Output Enable (Active LOW) Input <br> Outputs (Note b)  |  |


| LOADING (Note a) |  |
| :---: | ---: |
| HIGH | LOW |
| 0.5 U.L. | 0.25 U.L. |
| 0.5 U.L. | 0.25 U.L. |
| 0.5 U.L. | 0.25 U.L. |
| 0.5 U.L. | 0.25 U.L. |
| 65 (25) U.L. | 15 (7.5) U.L. |

## NOTES:

a) 1 TTL Units Load (U.L.) $=40 \mu \mathrm{~A} \mathrm{HIGH} / 1.6 \mathrm{~mA}$ LOW.
b) The Output LOW drive factor is 7.5 U.L. for Military (54) and 25 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military (54) and 65 U.L. for Commercial (74) Temperature Ranges.

SN54/74LS373 SN54/74LS374

OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS; OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT

LOW POWER SCHOTTKY


CONNECTION DIAGRAM DIP (TOP VIEW)

SN54/74LS373


NOTE:
The Flatpak version
has the same pinouts
(Connection Diagram) as
the Dual In-Line Package.

SN54/74LS374

TRUTH TABLE

LS374

| $\mathbf{D}_{\boldsymbol{n}}$ | $\mathbf{L E}$ | $\overline{\text { OE }}$ | $\mathbf{O}_{\boldsymbol{n}}$ |
| :---: | :---: | :---: | :---: |
| $H$ | $-\ulcorner$ | $L$ | $H$ |
| $L$ | $-\ulcorner$ | $L$ | $L$ |
| $X$ | $X$ | $H$ | $Z^{*}$ |

$\mathrm{H}=\mathrm{HIGH}$ Voltage Leve
L = LOW Voltage Level
X = Immaterial
Z = High Impedance

* Note: Contents of flip-flops unaffected by the state of the Output Enable input (OE)


## LOGIC DIAGRAMS



SN54LS/74LS374


GUARANTEED OPERATING RANGES

| Symbol | Parameter |  | Min | Typ | Max | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 54 | 4.5 | 5.0 | 5.5 | V |
|  |  | 74 | 4.75 | 5.0 | 5.25 |  |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Ambient Temperature Range | 54 | -55 | 25 | 125 | ${ }^{\circ} \mathrm{C}$ |
|  |  | 74 | 0 | 25 | 70 |  |
| IOH | Output Current - High | 54 |  |  | -1.0 | mA |
|  |  | 74 |  |  | -2.6 |  |
| IOL | Output Current - Low | 54 |  |  | 12 | mA |
|  |  | 74 |  |  | 24 |  |

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| Symbol | Parameter |  | Limits |  |  | Unit | Test Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed All Inputs | HIGH Voltage for |
| VIL | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage for All Inputs |  |
|  |  | 74 |  |  | 0.8 |  |  |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}$ | 18 mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.4 | 3.4 |  | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=\mathrm{MAX}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\text {IL }}$ per Truth Table |  |
|  |  | 74 | 2.4 | 3.1 |  | V |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54, 74 |  | 0.25 | 0.4 | V | $\mathrm{IOL}=12 \mathrm{~mA}$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}} \mathrm{MIN}, \\ & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{I L} \text { or } \mathrm{V}_{\text {IH }} \\ & \text { per Truth Table } \end{aligned}$ |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{IOL}=24 \mathrm{~mA}$ |  |
| IOZH | Output Off Current HIGH |  |  |  | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=2.7 \mathrm{~V}$ |  |
| IOZL | Output Off Current LOW |  |  |  | -20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}$ |  |
| ${ }_{\text {IH }}$ | Input HIGH Current |  |  |  | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |
|  |  |  |  |  | 0.1 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=7.0 \mathrm{~V}$ |  |
| IIL | Input LOW Current |  |  |  | -0.4 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |
| IOS | Short Circuit Current (Note 1) |  | -30 |  | -130 | mA | $V_{C C}=$ MAX |  |
| ICC | Power Supply Current |  |  |  | 40 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$ |  |

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS $\left(T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\right)$

| Symbol | Parameter | Limits |  |  |  |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | LS373 |  |  | LS374 |  |  |  |  |
|  |  | Min | Typ | Max | Min | Typ | Max |  |  |
| f MAX | Maximum Clock Frequency |  |  |  | 35 | 50 |  | MHz |  |
| $\begin{aligned} & \hline \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay, Data to Output |  | $\begin{aligned} & 12 \\ & 12 \end{aligned}$ | $18$ |  |  |  | ns |  |
| tpLH tpHL | Clock or Enable to Output |  | $\begin{aligned} & 20 \\ & 18 \end{aligned}$ | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ |  | $\begin{aligned} & 15 \\ & 19 \end{aligned}$ | $\begin{aligned} & 28 \\ & 28 \end{aligned}$ | ns | $\begin{aligned} & C_{\mathrm{L}}=45 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=667 \Omega \end{aligned}$ |
| $\begin{aligned} & \text { tpZH } \\ & \text { tpZL } \end{aligned}$ | Output Enable Time |  | 15 25 | $\begin{aligned} & 28 \\ & 36 \end{aligned}$ |  | 20 21 | $\begin{aligned} & 28 \\ & 28 \end{aligned}$ | ns |  |
| $\begin{aligned} & \text { tphz } \\ & \text { tpLZ } \end{aligned}$ | Output Disable Time |  | $\begin{aligned} & \hline 12 \\ & 15 \end{aligned}$ | $\begin{aligned} & 20 \\ & 25 \end{aligned}$ |  | $\begin{aligned} & \hline 12 \\ & 15 \end{aligned}$ | $\begin{aligned} & 20 \\ & 25 \end{aligned}$ | ns | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$ |

AC SETUP REQUIREMENTS $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\right)$

| Symbol | Parameter | Limits |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | LS373 |  | LS374 |  |  |
|  |  | Min | Max | Min | Max |  |
| tw | Clock Pulse Width | 15 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{s}}$ | Setup Time | 5.0 |  | 20 |  | ns |
| th | Hold Time | 20 |  | 0 |  | ns |

## DEFINITION OF TERMS

SETUP TIME ( $\mathrm{t}_{\mathrm{s}}$ ) - is defined as the minimum time required for the correct logic level to be present at the logic input prior to LE transition from HIGH-to-LOW in order to be recognized and transferred to the outputs.

HOLD TIME ( th ) — is defined as the minimum time following the LE transition from HIGH-to-LOW that the logic level must be maintained at the input in order to ensure continued recognition.

## SN54/74LS373



Figure 1


Figure 2


Figure 3

## AC LOAD CIRCUIT



Figure 4

## SN54/74LS374

AC WAVEFORMS


Figure 6

Figure 5


Figure 7


Figure 8

