

# **Appendix C**

## **Sloution to Review Questions & Programs**

**by**

***Motorola Inc .***

***Semiconductor Products Sector***

# MC68000 - ADDRESS AND DATA REGISTER DIFFERENCES

	DATA REGISTER	ADDRESS REGISTER
CCR	updated	not affected
byte operands	only bits 0-7 used and affected bits 8-31 unused and unaffected	not allowed
word operands	only bits 0-15 used and affected bits 16-31 unused and unaffected	If An is the source: bits 0-15 used If An is destination: word is sign extended to longword and all 32 bits of An is used and affected
longword operands	all 32 bits used and affected	all 32 bits used and affected

MT8ANS-510-2

## DAY 1 REVIEW

1. Within the 68000 there are 7 or 8 or 9 or 10 address register(s), 8 data register(s), 2 or 8 or 9 stack pointer(s), 1 program counter(s), and 1 status register(s).
2. The user stack pointer is called USP or A7; the supervisor stack pointer is called SSP or A7.
3. The supervisor mode is indicated internally by the S bit in status register and externally by FC2.
4. The most significant byte of a word is accessed on an even byte address.
5. What is the minimum time for: a) a read BUS cycle? 4 clock cycles  
b) a write BUS cycle? 4 clock cycles c) What is the maximum time? infinite
6. What is the state of FCO and FCI for any write BUS cycle? FC0=1, FCI=0.
7. When using the post-increment addressing mode, the address register is incremented by 1, 2, or 4, depending on whether the instruction is byte, word, or longword.
8. In executing a branch instruction, the 68000 calculates the address by adding the displacement to opword location plus DWO.
9. The destination for a DIVU, DIVS, MULLU, or MULS must always be a data register.
10. Prior to the execution of the instruction EXTW D0 the register D0 contains \$FFFFFF5C. The contents after execution of the instruction will be \$FFFFFF00C.

MT8ANS 705-4

## DAY 2 PINS REVIEW

1. The HALT pin can be either an input or an output. It is an output when a double bus fault occurs.
2. If the processor is halted, what is the state of:  
 Address Bus Three — Stated  
 Data Bus Three — Stated  
 Control signals Driven
3. The BERR can be used to indicate to the 68000 that a DTACK is overdue.
4. If there are no interrupt requests pending, the interrupt pins will be all Hi, all negated, or all not asserted.
5. In order to use auto-vectors, the VPA pin must go low during the interrupt acknowledge cycle.
6. If a level of 6 is in the status mask of the 68000, what interrupt levels will be allowed to be serviced? 7
7. Assume the 68000 responded to a level of 7 interrupt. During exception processing for that interrupt, the level continues to be asserted while a seven is moved into the interrupt mask. Will the 68000 respond again to a level 7? Why or Why not? No, logic level on IPLX pins must change for new level 7.

## DAY 2 INSTRUCTION SET AND ADDRESSING MODE REVIEW

1. When using the address register indirect with displacement addressing mode, the size of the displacement is 16 bits.
2. Indexing can be done with (circle the correct answer(s)):  
 a. A data register only.       c. Either a data or address register  
 b. An address register only.       d. A memory location
3. The size of an index register can be a (circle the correct answer(s)):  
 a. Byte       b. Word  
 c. Long word
4. When using the address register indirect, with index addressing mode, the size of the displacement is a byte (8 bits).
5. The difference between an ADDQ and an ADDI is that 1. For ADDQ the data is part of the opword. 2. For ADDQ, the data range is 1 to 8. 3. ADDQ will operate on address registers.
6. Logic and shift instructions can be used only on data registers and memory.
7. The compare instructions affect all the condition code bits except the X bit.
8. The instruction which can be used to initialize the user stack pointer from the supervisor mode is MOVE.L USP.
9. In the instruction ROR D1, D3 the contents of D3 will be rotated by the number of times in DL MOD 64.
10. The RTE and RTE instructions are the same except that 1. RTE is privileged. 2. The system byte of the status register is not affected by RTE.
11. A STOP instruction is terminated if 1. An allowed interrupt occurs. 2. A hardware reset occurs. or 3. The trace bit is enabled prior to stop ins.

## DAY 2 EXCEPTION PROCESSING REVIEW


1. If the STOP or RESET instructions are executed in user mode, a PRIVILEGE VIOLATION exception occurs.
2. If a bus error occurs during an interrupt acknowledge, a SPURIOUS INTERRUPT exception occurs.
3. An ILLEGAL ADDRESS ERROR exception occurs when an instruction attempts to access a word on an odd boundary.
4. A double bus fault occurs when:
  - a. BERR DURING BERR EXCEPTION
  - b. ANY COMBINATION OF BERR AND ILLEGAL ADDRESS
  - c. BERR OR ILLEGAL ADDRESS DURING RESET
  - d. ILLEGAL ADDRESS DURING ILLEGAL ADDRESS EXCEPTION
5. A part of all exception processing except RESET is to store the PROGRAM COUNTER and STATUS REGISTER to the stack.
6. 

<u>ADDRESS</u>	<u>OPCODE</u>	<u>INSTRUCTION</u>
\$2000	\$39C14000	<u>MOVE.W D1, #4000</u>

If the above instruction is assembled and executed at address \$2000 in memory, what kind of exception occurs? ILLEGAL INSTRUCTION
7. During the exception processing sequence for the above example, what is the value of the PC saved on the supervisor stack? \$2000
8. The bit used to indicate that an exception is to occur after the execution of each instruction is THE T BIT IN THE STATUS REGISTER

### Appendix C

The number \$21 is read in from an interrupting device during exception processing. The vector for this is TRAP 1 AT ADDRESS \$84



## DAY 3 PROGRAM EXAMPLE PROBLEMS

1. WRITE THE INSTRUCTIONS NECESSARY TO REPLACE

LINK A3, # -\$10	
MOVE.L A3, -(A7)	PEA (A3)
MOVEA.L A7, A3	LEA (A7), A3
ADDA.L #-\$10, A7	LEA -\$10(A7), A7

2. WRITE THE INSTRUCTIONS NECESSARY TO REPLACE

UNLK A3	
MOVEA.L A3, A7	LEA (A3), A7
MOVEA.L (A7)+, A3	MOVEA.L (A7)+, A3

3. DESCRIBE THE RESULTS OF EXECUTING THE FOLLOWING PROGRAM:

LEA \$3000, A0  
 LEA \$4000, A7  
 MOVE.W #2, D0  
 MOVE.B (A0)+, (A7)+  
 DBF D0, AGAIN

AGAIN

ADDRESS	A0 BEFORE	A7 BEFORE	A0 AFTER
1	2	3	4
5	6	7	8
1	2	X	X
3	4	X	X
5	6	X	X

4. THE FOLLOWING PROGRAM WILL MOVE 0 or 2 BYTES OF DATA:

MOVE.W #30, D0	FIX - MOVE.W #30, D0
MOVE.W 0(A0, D0), 0(A1, D0)	LEA +2(A0, D0), A0
DBRA D0, AGAIN	LEA +2(A1, D0), A1
	AGAIN MOVE.W -(A0), -(A1)
	DBF D0, AGAIN

- ILLEGAL ADDRESS DURING SECOND LOOP OR FIRST LOOP IF A0 OR A1 IS ODD

## PROGRAM PROBLEM 1

WRITE A PROGRAM TO ADD TOGETHER 10 WORDS OF DATA. THIS DATA IS STORED IN SEQUENTIAL MEMORY IN ASCENDING ADDRESS LOCATIONS. THE LONG WORD RESULT SHOULD BE PLACED IN D0. A0 POINTS TO THE FIRST WORD IN THE STRING.

```

WORD0 + WORD1 + • • • + WORD9      D0
A0

SOLUTION 1      (UNSIGNED NUMBERS)
ORG $2000
CLR.L D0
CLR.L D1
MOVE.B #$09,D2
MOVE.W (A0)+,D1
ADD.L D1,D0
SUB.B #$01,D2
BHS LOOP
END

LOOP

SOLUTION 2      (ASSUME SIGNED NUMBERS)
CLR.L D0
MOVE.B #$0A,D2
MOVE.W (A0)+,D1
EXT.L D1
ADD.L D1,D0
SUB.B #$01,D2
BNE LOOP1
END

LOOP1

SOLUTION 3      (UNSIGNED NUMBERS)
MOVE.L A0,A1
ADD.L #$14,A1
CLR.L D0
CLR.L D1
MOVE.W (A0)+,D1
ADD.L D1,D0
CMP.L A1,A0
BLO LOOP2
END
    
```

## PROGRAM PROBLEM 2

WRITE A SUBROUTINE TO CLEAR (WRITE ZEROS) MEMORY FROM A0 (PASSED IN) THRU A1 (PASSED IN) AND A1 IS GREATER THAN OR EQUAL TO A0.

```

SOLUTION 1      (NOTHING ASSUMED)
ORG $2000
CLR.B D0
MOVE.B D0,(A0)+
CMP.L A0,A1
BHS START
RTS
END

START

SOLUTION 2      (ASSUME A0 & A1 CONTAIN
                  EVEN ADDRESSES)
CLR.W D0
MOVE.W D0,(A0)+
CMP.L A0,A1
BHS LOOP
RTS
END

LOOP

SOLUTION 3      (ASSUME A0 & A1 CONTAIN
                  EVEN ADDRESSES AND A1 - A0
                  IS DIVISIBLE BY 4 WITH NO
                  REMAINDER)
CLR.L (A0)+
CMP.L A1,A0
BLS BEGIN
RTS
END

BEGIN
    
```

## LAB DAY 2

- Fill in all missing information.
- Figure out what each instruction does to the appropriate register(s).
- If the program loops, how many times does it loop? 6
- What is the BLT instruction testing? (Hint: Which instruction affected the condition codes last?) Instruction on line 2026 affected condition code last.  
BLT is testing to see if the value in D0 is still negative, and if so branch back to LOOP (N ⊕ V=1).
- What is the first address that the instruction @ 2016 writes to? \$1100
- What is the first address that the instruction @ 2020 writes to? \$1200
- Verify your answers to 3, 4, 5, and 6 by running the program in the ECB module.

## PROGRAM PROBLEM 3

- IN THIS SPECIFIC CASE:  $0 \leq Y \leq 32000$ ,
- $0 \leq X \leq 32000$ , X AND Y ARE WORD SIZE,
- $Y \leq X$  AND  $(X-Y)$  ALWAYS YIELDS A POSITIVE ANS.

### SOLUTION 1

```

ENTER      MOVE.W   D1,D2   TO SAVE D1
           SUB.W   D0,D2   (X-Y)
           MULU   D2,D2   ABSOLUTE VALUE IN D2
           RTS
    
```

- IN A MORE GENERAL CASE, THE RESTRICTION  $Y \leq X$  NEED NOT APPLY AND ANY POSSIBLE COMBINATION OF VALUES MAY BE USED THEN, NOT ONLY OVERFLOW, BUT ALSO A NEGATIVE RESULT FROM  $(X-Y)$  MIGHT OCCUR. THIS CAN BE RESOLVED BY ADDING A SIGNED MULTIPLY TO THE SOLUTION ABOVE AND TESTING THE RESULT OF THE  $(X-Y)$  ARITHMETIC.

### SOLUTION 2


```

ENTER      MOVE.W   D1,D2   TO SAVE D1
           SUB.W   D0,D2   (X-Y)
           BVS    UNSIGNED OVERFLOW?
           BMI    SIGNED  NEGATIVE?
           MULU   D2,D2   SQUARED+OR ABSOLUTE (V=1)
           RTS
SIGNED     MULS   D2,D2   SQUARED
           RTS
    
```

# ANSWER TO LAB FOR DAY 2

002000	307C1000		MOVEA.W	<u>#\$1000,A0</u>
002004	<u>343C00F0</u>		MOVE.W	<u>#\$00F0,D2</u>
002008	363C0210		MOVE.W	<u>#\$0210,D3</u>
00200C	303CFFFA		MOVE.W	<u>#\$FFFA,D0</u>
002010	<u>3210</u>	LOOP	MOVE.W	<u>(A0),D1</u>
002012	E219		ROR.B	<u>#1,D1</u>
002014	<u>650A</u>		BCS	ODD
002016	<u>31A800002010</u>		MOVE.W	<u>00(A0),\$10(A0,D2.W)</u>
00201C	5543		SUBQ.W	<u>#\$2,D3</u>
00201E	6006		BRA	<u>TEST</u>
002020	319030F0	ODD	MOVE.W	<u>(A0),-\$10(A0,D3.W)</u>
002024	<u>5542</u>		SUBQ.W	<u>#\$2,D2</u>
002026	5240	TEST	<u>ADDQ.W</u>	<u>#\$1,D0</u>
002028	5448		ADDQ.W	<u>#\$2,A0</u>
00202A	<u>6DE4</u>		BLT	LOOP
00202C	6000FFFE	END1	BRA	END1

MT8ANS-684



## SOLUTION TO LAB DAY 4

\*\*\*\*\*  
\*\* SOLUTION 1 (SIGNED NUMBERS) \*\*  
\*\*\*\*\*

```

                ORG $2000
                MOVE.W #$4000,A0    STRING1 POINTER
                MOVE.W #$4100,A1    STRING2 POINTER
                MOVE.W #$4200,A2    STRING3 POINTER
                MOVEQ.L #7,D0        COUNT - 1
LOOP            MOVE.W (A0),D1
                EXT.L D1            EXTEND TO LGWRD
                DIVS #5,D1          FORM REMAINDER
                SWAP D1             PUT REMAINDER
                TST.W D1            IN LOW WORD
                BEQ.S EVENLY        EVENLY DIVISIBLE?
                MOVE.W (A0)+(A2)+   NO!
                BRA.S TEST
EVENLY         MOVE.W (A0)+(A1)+   YES, IT IS!
TEST          DBRA D0,LOOP         LOOPED 8 TIMES?
                BRA.S *            YES, DONE!
                END
```

MT8-750-2

## SOLUTION TO LAB DAY 4

\*\*\*\*\*  
\*\* SOLUTION 2 (UNSIGNED NUMBERS) \*\*  
\*\*\*\*\*

```

                ORG $2000
                LEA $4000,A0        STRING1 POINTER
                LEA $4100,A1        STRING2 POINTER
                LEA $4200,A2        STRING3 POINTER
                CLR.L D1
LOOP            MOVE.W #7,D0        COUNT - 1
                MOVE.W (A0),D1
                DIVU #5,D1          FORM REMAINDER
                LSR.L #8,D1         PUT REMAINDER
                LSR.L #8,D1         IN LOW WORD
                BEQ.S EVENLY        EVENLY DIVISIBLE?
                MOVE.W (A0)+(A2)+   NO!
                BRA.S TEST
EVENLY         MOVE.W (A0)+(A1)+   YES, IT IS!
TEST          DBRA D0,LOOP         LOOPED 8 TIMES?
                BRA.S *            YES, DONE!
                END
```



# SOLUTION TO LAB DAY 4

```
**
*****
SOLUTION 3 (UNSIGNED NUMBERS) **
*****
ORG $2000
LEA $4000,A0
LEA $4100,A1
LEA $4200,A2
MOVE.W #7,D0
CLR.L D1
MOVE.W (A0),D1
DIVU #5,D1
AND.L #$FFFF0000,D1
BEQ.S EVENLY
MOVE.W (A0)+,(A2)+
BRA.S TEST
EVENLY MOVE.W (A0)+,(A1)+
TEST   DBRA D0,LOOP
BRA.S *
END

STRING1 POINTER
STRING2 POINTER
STRING3 POINTER
COUNT - 1
UPPER WORD=0

FORM REMAINDER
CHECK REMAINDER
EVENLY DIVISIBLE?
NO!

YES, IT IS!
LOOPED 8 TIMES?
YES, DONE!
```