

MC68000
Educational Computer Board
User's Manual

MICROSYSTEMS

QUALITY • PEOPLE • PERFORMANCE

JULY 1982

MC68000
EDUCATIONAL COMPUTER BOARD
USER'S MANUAL

The information in this document has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, Motorola reserves the right to make changes to any products herein to improve reliability, function, or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights or the rights of others.

EXORciser and EXORmacs are trademarks of Motorola Inc.

The computer program stored in the Read Only Memory of this device contains material copyrighted by Motorola Inc., first published 1981, and may be used only under a license such as the License For Computer Programs (Article 14) contained in Motorola's Terms and Conditions of Sale, Rev. 1/79.

WARNING

THIS EQUIPMENT GENERATES, USES, AND CAN RADIATE RADIO FREQUENCY ENERGY AND, IF NOT INSTALLED AND USED IN ACCORDANCE WITH THE INSTRUCTION MANUAL, MAY CAUSE INTERFERENCE TO RADIO COMMUNICATIONS. AS TEMPORARILY PERMITTED BY REGULATION, IT HAS NOT BEEN TESTED FOR COMPLIANCE WITH THE LIMITS FOR CLASS A COMPUTING DEVICES PURSUANT TO SUBPART J OF PART 15 OF FCC RULES, WHICH ARE DESIGNED TO PROVIDE REASONABLE PROTECTION AGAINST SUCH INTERFERENCE. OPERATION OF THIS EQUIPMENT IN A RESIDENTIAL AREA IS LIKELY TO CAUSE INTERFERENCE, IN WHICH CASE THE USER, AT HIS OWN EXPENSE, WILL BE REQUIRED TO TAKE WHATEVER MEASURES MAY BE REQUIRED TO CORRECT THE INTERFERENCE.

Second Edition

Copyright 1982 by Motorola Inc.

First Edition January 1982

Dear Customer,

Congratulations on your recent purchase of the 68K Educational Computer Board.

YOUR MOTOROLA WARRANTY

Motorola Inc. warrants this product against defects in material and workmanship for a period of ninety (90) days from the original date of purchase. THIS WARRANTY EXTENDS TO THE ORIGINAL CUSTOMER ONLY AND IS IN LIEU OF ALL OTHER WARRANTIES, INCLUDING IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS. In no event will the Seller be liable for any incidental or consequential damages.

During the warranty period, Motorola will replace, at no charge, components that fail, provided the product is returned (properly packed and shipped prepaid) to Motorola at the address printed below. Dated proof of purchase (such as a copy of the sales receipt or bill of sale) must be enclosed with shipment to validate warranty. We will return the shipment prepaid via UPS.*

This warranty does not apply if, in the opinion of Motorola, the product has been damaged by accident, misuse, neglect, misapplication, or as a result of service or modification by other than the authorized Motorola Service Center referenced below.

AFTER-WARRANTY SERVICE

After your product is ninety (90) days old or warranty has been voided in any manner, you may return the product to us for repair. Please be sure to ship prepaid, properly pack the product, and include a certified check or money order for \$150.00 payable to Motorola Inc. Include any failure information you may have to help expedite repair time. We will return the shipment prepaid via UPS.* We hope you will never need our repair, but it's nice to know you are protected anyway -- and that help is nearby.

MOTOROLA INC.
1711 W. 17th Street
Tempe, Arizona 85281

* FOR EXPEDITED RETURN SHIPMENTS, PLEASE INCLUDE AN ADDITIONAL \$20 IN YOUR PAYMENT. THIS CHARGE IS TO COVER AIR SHIPMENT. PRICES ARE SUBJECT TO CHANGE WITHOUT PRIOR NOTICE. PLEASE ENCLOSE A COPY OF THE ATTACHED PROBLEM REPORT WITH YOUR BOARD.

P R O B L E M R E P O R T

NAME _____

COMPANY _____

ADDRESS _____

CITY, STATE, ZIP CODE _____

PHONE NUMBER _____

PLEASE FILL IN THE APPROPRIATE AREAS

WARRANTY (90 DAYS FROM RECEIPT OF PRODUCT)

YES (BE SURE TO INCLUDE A COPY OF YOUR SALES RECEIPT)

NO (BE SURE TO INCLUDE A CERTIFIED CHECK OR MONEY ORDER FOR \$150.00*)

EXPEDITED SHIPPING

YES (BE SURE TO INCLUDE AN ADDITIONAL PAYMENT OF \$20.00*)

NO

APPLICATION INFORMATION _____

FAILURE INFORMATION _____

* PRICES SUBJECT TO CHANGE WITHOUT NOTICE

TABLE OF CONTENTS

		<u>Page</u>
CHAPTER 1	INTRODUCTION TO THE MC68000 EDUCATIONAL COMPUTER BOARD	
1.1	WHAT IS THE MC68000 EDUCATIONAL COMPUTER BOARD?	1-3
1.2	GENERAL HARDWARE DESCRIPTION	1-4
1.2.1	System Memory	1-4
1.2.2	Serial Communications Ports	1-4
1.2.3	Programmable Timer	1-4
1.2.4	Parallel I/O Port (Printer Interface)	1-6
1.2.5	Audio Tape Interface	1-6
1.3	SYSTEM CONFIGURATIONS	1-6
1.4	SOFTWARE CAPABILITIES	1-6
1.5	SPECIFICATIONS	1-8
CHAPTER 2	INSTALLATION AND POWER-UP INSTRUCTIONS	
2.1	UNPACKING INSTRUCTIONS	2-3
2.2	PREPARING THE BOARD FOR USE	2-5
2.2.1	Attaching Standoff Legs	2-5
2.2.2	Providing Power to the Board	2-5
2.2.2.1	Banana Jacks	2-5
2.2.2.2	Alternate Method - Discrete Wires	2-7
2.2.3	Checking System Clock Jumper	2-7
2.2.4	Selecting Terminal Baud Rate	2-8
2.2.4.1	Normal Operation - Transmitting and Receiving at the Same Baud Rate	2-8
2.2.4.2	Special Operation - Transmitting and Receiving at Different Baud Rates	2-10
2.3	SYSTEM HOOKUP INSTRUCTIONS	2-11
2.3.1	Connecting the Terminal	2-13
2.3.2	Connecting the Power Supplies	2-14
2.4	SYSTEM TURN-ON AND INITIAL OPERATION	2-14
2.5	PREPARATION FOR USE OF SYSTEM OPTIONS	2-16
2.5.1	Printer Option	2-16
2.5.2	Host Computer (Modem) Option	2-18
2.5.2.1	Selecting Host Baud Rate	2-18
2.5.2.2	Cable Connection	2-20
2.5.3	Audio Cassette Option	2-21
CHAPTER 3	USING THE MONITOR/DEBUG FIRMWARE	
3.1	WHAT IS TUTOR?	3-3
3.2	OPERATIONAL PROCEDURE	3-4
3.2.1	System Turn-On	3-4
3.2.2	System Initialization	3-4
3.2.2.1	RESET Button	3-5
3.2.2.2	ABORT Button	3-5
3.2.2.3	User Program	3-5
3.2.3	System Operation	3-5
3.3	TERMINAL CONTROL CHARACTERS	3-6

TABLE OF CONTENTS (cont'd)

	<u>Page</u>
3.4	COMMAND LINE FORMAT 3-6
3.4.1	Expression as a Parameter 3-7
3.4.2	Address as a Parameter 3-7
3.4.2.1	Address Formats 3-7
3.4.2.2	Offset Registers 3-8
3.4.3	Command Echo Back 3-8
3.5	TUTOR COMMAND SET 3-9
3.5.1	BF - Block of Memory Fill 3-11
3.5.2	BM - Block Move 3-12
3.5.3	BR - Breakpoint 3-13
3.5.4	BS - Block of Memory Search 3-14
3.5.5	BT - Block of Memory Test 3-15
3.5.6	DC - Data Conversion 3-16
3.5.7	DF - Display Formatted Registers 3-17
3.5.8	DU - Dump Memory (in S-Record Format) 3-18
3.5.9	GD - Go Direct Execute Program 3-19
3.5.10	GO - Execute Program 3-20
3.5.11	GT - Go Until Breakpoint 3-21
3.5.12	HE - Help 3-22
3.5.13	LO - Load (in S-Record Format) 3-23
3.5.14	MD - Memory Display 3-24
3.5.15	MM - Memory Modify 3-25
3.5.16	MS - Memory Set 3-28
3.5.17	NOBR - Remove Breakpoint 3-29
3.5.18	NOPA - Reset Printer Attach 3-30
3.5.19	OF - Offset 3-31
3.5.20	PA - Printer Attach 3-32
3.5.21	PF - Port Format 3-33
3.5.22	.Rx - Individual Register Display/Change 3-35
3.5.23	TM - Transparent Mode 3-36
3.5.24	TR - Trace 3-38
3.5.25	TT - Trace to Temporary Breakpoint 3-39
3.5.26	VE - Verify (in S-Record Format) 3-40
3.6	COMMAND SUMMARY AND MESSAGES 3-41

CHAPTER 4 USING THE ASSEMBLER/DISASSEMBLER

4.1	INTRODUCTION 4-3
4.1.1	M68000 Assembly Language 4-3
4.1.1.1	Machine-Instruction Operation Codes 4-3
4.1.1.2	Directives 4-3
4.1.2	Comparison with MC68000 Resident Structured Assembler . 4-4
4.2	SOURCE PROGRAM CODING 4-4
4.2.1	Source Line Format 4-5
4.2.1.1	Operation Field 4-5
4.2.1.2	Operand Field 4-6
4.2.1.3	Disassembled Source Line 4-6
4.2.1.4	Mnemonics and Delimiters 4-6
4.2.1.5	Character Set 4-8
4.2.2	Instruction Summary 4-8
4.2.2.1	Arithmetic Operations 4-8
4.2.2.2	MOVE Instruction 4-9

TABLE OF CONTENTS (cont'd)

	<u>Page</u>	
4.2.2.3	Compare Instructions	4-9
4.2.2.4	Logical Operations	4-10
4.2.2.5	Shift Operations	4-10
4.2.2.6	Bit Operations	4-11
4.2.2.7	Conditional Operations	4-11
4.2.2.8	Branch Operations	4-11
4.2.2.9	Jump Operations	4-12
4.2.2.10	DBcc Instruction	4-12
4.2.2.11	Load/Store Multiple	4-13
4.2.2.12	Load Effective Address	4-14
4.2.2.13	Variants on Instruction Types	4-14
4.2.3	Addressing Modes	4-15
4.2.3.1	Register Direct Modes	4-18
4.2.3.2	Memory Address Modes	4-18
4.2.3.3	Special Address Modes	4-20
4.2.3.4	Notes on Addressing Options	4-23
4.2.4	DC.W Define Constant Directive	4-24
4.3	ENTERING AND MODIFYING SOURCE PROGRAMS	4-24
4.3.1	Invoking the Assembler/Disassembler	4-26
4.3.2	Entering a Source Line	4-26
4.3.3	Program Entry/Branch and Jump Addresses	4-27
4.3.3.1	Entering Absolute Addresses	4-27
4.3.3.2	Desired Instruction Form	4-28
4.3.3.3	Current Location	4-28
4.3.4	Assembler Output/Program Listings	4-29
4.3.5	Error Conditions and Messages	4-30
4.3.5.1	Trap Errors	4-30
4.3.5.2	Improper Character	4-31
4.3.5.3	Number Too Large	4-32
4.3.5.4	Assembly Errors	4-32
4.4	TESTING/EXECUTING PROGRAMS	4-34
4.4.1	System Initialization	4-34
4.4.2	Setting Breakpoints	4-35
4.4.3	Program Execution	4-36
4.4.4	Trace Mode	4-37
4.4.5	Inserting and Deleting Source Lines	4-39
4.5	SAVING PROGRAMS	4-42
4.5.1	Saving Programs on Tape	4-42
4.5.2	Loading and Verifying Programs from Tape	4-43
4.5.3	Upload to a Host	4-44
4.5.3.1	EXORciser as Host	4-45
4.5.3.2	EXORmacs as Host	4-46
4.5.4	Download from a Host	4-47
4.5.4.1	EXORciser as Host	4-47
4.5.4.2	EXORmacs as Host	4-47

TABLE OF CONTENTS (cont'd)

	<u>Page</u>
CHAPTER 5	TRAP 14 HANDLER
5.1	WHAT IS THE TRAP 14 HANDLER? 5-3
5.1.1	Types of Exceptions 5-3
5.1.2	MC68000 Exception Processing 5-3
5.1.3	Trap 14 Handler 5-4
5.2	TRAP 14 CALLING SEQUENCE 5-4
5.3	TRAP 14 FUNCTIONS 5-6
5.3.1	Input/Output Functions 5-6
5.3.2	Conversion Functions 5-9
5.3.3	Buffer Control Functions 5-10
5.3.4	Transfer Control to TUTOR 5-12
5.3.5	Inserting Additional Functions 5-13
CHAPTER 6	SYSTEM INPUT/OUTPUT
6.1	INTRODUCTION - INPUT/OUTPUT LSI DEVICES 6-3
6.1.1	MC6850 Asynchronous Communications Interface Adapter .. 6-3
6.1.2	MC68230 Parallel Interface and Timer 6-5
6.1.3	I/O Device Address Map 6-7
6.2	SERIAL COMMUNICATIONS - PORT 1 AND PORT 2 6-10
6.2.1	ACIA Control Register 6-10
6.2.2	Baud Rates 6-12
6.2.3	TUTOR Firmware I/O Drivers 6-13
6.2.4	Port 1 Terminal Interface 6-13
6.2.5	Port 2 Host Interface 6-14
6.2.6	Transparent Mode 6-14
6.3	PARALLEL I/O PORT 3 - PRINTER INTERFACE 6-15
6.3.1	Signal Line Configuration 6-15
6.3.2	Programming the PI/T 6-17
6.4	AUDIO TAPE INTERFACE - PORT 4 6-19
6.4.1	Data Transfer Baud Rate 6-19
6.4.2	Circuit Operation 6-19
6.4.3	Selecting Noninverted Data 6-21
6.4.4	Programming the PI/T 6-22
6.5	PI/T TIMER 6-22
6.6	SYSTEM INTERRUPTS 6-23
6.6.1	MC68000 Interrupt Structure 6-24
6.6.2	Interrupt Software Routines 6-26
CHAPTER 7	HARDWARE DESCRIPTION
7.1	INTRODUCTION 7-3
7.2	FUNCTIONAL DESCRIPTION 7-3
7.2.1	MC68000L4 Microprocessor 7-3
7.2.2	Address Decode 7-3
7.2.3	32K Byte RAM 7-5
7.2.4	16K Byte ROM 7-5
7.2.5	Serial Communications Ports 7-5
7.2.6	MC68230 PI/T (Printer Interface, Cassette Tape Interface, and Timer) 7-6

TABLE OF CONTENTS (cont'd)

	<u>Page</u>	
7.2.7	Interrupt Control Logic	7-6
7.2.8	System Clocks	7-6
7.2.9	Bus Timeout Logic	7-6
7.2.10	System Initialization	7-7
7.2.11	ABORT Function	7-7
7.3	INTERFACE USING THE WIRE-WRAP AREA	7-7
7.3.1	Wire-wrap Device Mounting Area	7-7
7.3.2	Auxiliary I/O Header J16	7-10
7.3.3	MC68000 Bus Signal Connections	7-10
7.3.4	Extending System Address Decode	7-10
7.3.5	Asynchronous Bus Interface	7-14
7.3.6	M6800 Type Synchronous 8-Bit Bus Interface	7-15
7.3.6.1	M6800 Page Address Decode	7-15
7.3.6.2	Autovectorred Interrupt Level 4	7-16
CHAPTER 8	SUPPORT INFORMATION	
8.1	INTRODUCTION	8-3
8.2	CONNECTOR SIGNAL DESCRIPTIONS	8-3
8.3	JUMPER HEADER, CONNECTOR, AND SWITCH LOCATIONS	8-3
8.4	PARTS LIST	8-3
8.5	DIAGRAMS	8-3
APPENDIX A	S-RECORD OUTPUT FORMAT	A-1
APPENDIX B	OPERATION WITH MECHANICAL AND LOW SPEED TERMINALS	B-1
APPENDIX C	RS-232C SERIAL COMMUNICATIONS	C-1

LIST OF ILLUSTRATIONS

		<u>Page</u>
FIGURE 1-1.	MC68000 Educational Computer Board	1-2
1-2.	Functional Block Diagram	1-5
1-3.	System Configurations	1-7
2-1.	MEX68KECB Board Layout	2-4
2-2.	Hardware Mounting Detail	2-6
2-3.	Detail Showing Location of Holes J12, J13, J14, J15 to Connect Discrete Power Wires	2-7
2-4.	Interconnection Diagram for Baud Rate Selection	2-8
2-5.	Terminal Baud Rate Select Jumper (J10)	2-9
2-6.	Minimum System Configuration	2-11
2-7.	Terminal Cable Detail and Signal Line Connections	2-12
2-8.	Terminal Cable Connection to MEX68KECB	2-13
2-9.	Expanded System Configuration with Options	2-15
2-10.	Printer Cable Interconnection Diagram	2-17
2-11.	Printer Cable Connection to MEX68KECB	2-18
2-12.	Host Baud Rate Select Jumper (J9)	2-19
2-13.	Host Cable Signal Line Connections	2-20
2-14.	Host Computer Cable Connection to MEX68KECB	2-21
2-15A.	Cassette Recorder Cable Signal Line Connection	2-22
2-15B.	Cassette Recorder Cable Detail	2-23
2-16.	Cassette Recorder Cable Connection to MEX68KECB	2-24
3-1.	Flow Diagram of TUTOR Operational Mode	3-2
3-2.	Command Description Format	3-10
4-1.	Example Program to Convert ASCII Digit to Hexadecimal Value	4-25
4-2.	ASCII Character Set	4-25
4-3.	Example Program as Entered into Educational Computer	4-29
4-4.	Example Program Listing	4-29
4-5.	Examples of Trap Errors	4-30
4-6.	Examples of Improper Characters	4-31
4-7.	Example of a Number which is Too Large	4-32
4-8.	Examples of Assembly Errors	4-33
4-9.	Initializing Registers and Setting Breakpoint for Example Program	4-35
4-10.	Execution of Example Program	4-36
4-11.	Trace Sequence for Example Program (2 sheets)	4-37
4-12.	Inserting Missing Source Line into Example Program	4-40
4-13.	Corrected Example Program Listing	4-41
6-1.	System I/O Block Diagram	6-2
6-2.	MC6850 ACIA Block Diagram	6-4
6-3.	MC68230 PI/T Block Diagram	6-6
6-4.	Serial Communications Ports Functional Schematic Diagram	6-11
6-5.	Printer Interface Port 3 Functional Schematic Diagram	6-16
6-6.	Audio Tape Interface	6-20
6-7.	Header J5 Location	6-21
6-8.	Address Translated from 8-Bit Vector Number	6-26

LIST OF ILLUSTRATIONS (cont'd)

	<u>Page</u>
FIGURE 7-1.	Block Diagram - Educational Computer Board 7-2
7-2.	MEX68KECB Signal Connection Points For Wire-Wrap 7-8
7-3.	Detail of Wire-Wrap Area 7-9
7-4.	Auxiliary I/O Header Mounting Detail 7-11
7-5.	Address Decode Logic For Memory Map Primary Segments 7-13
7-6.	DTACK* Signal Generation 7-14
7-7.	M6800 Page Address Signal Generation 7-15
8-1.	MEX68KECB Header, Connector, and Switch Locations 8-2
8-2.	MEX68KECB Parts Location Diagram 8-11
8-3.	MEX68KECB MC68000 Educational Computer Board Schematic Diagram 8-13

LIST OF TABLES

TABLE 1-1.	Specifications 1-9
2-1.	Headers J9 and J10 Jumpers to Select Serial Port Baud Rates 2-9
3-1.	TUTOR Commands 3-9
3-2.	TUTOR Commands and Options 3-41
3-3.	Error Messages and Other Messages 3-43
4-1.	Address Modes 4-16
5-1.	TRAP 14 Function Summary 5-5
5-2.	Input Functions 5-8
5-3.	Output Functions 5-8
5-4.	Hex Conversion Routines 5-10
5-5.	ASCII Conversion Routines 5-11
5-6.	Buffer Control Functions 5-11
5-7.	Transfer Control to TUTOR 5-12
5-8.	Inserting Additional Functions 5-14
6-1.	MC68230 PI/T Address Map 6-8
6-2.	MC6850 ACIA Address Map 6-9
6-3.	ACIA Control Register Bits 6-12
6-4.	PI/T Registers Used in Printer Interface 6-18
6-5.	Interrupt Priority Levels 6-25
7-1.	Memory Map 7-4
7-2.	J17 Signal Designations 7-12
7-3.	Address Segment Enable Sigals for Wire-Wrap Users 7-13
8-1.	Connector J1 Printer Port 3 Pin Assignments 8-4
8-2.	Connector J2 Audio Cassette Tape Interface Port 4 Pin Assignments 8-5
8-3.	Connector J3 Serial Communications Port 1 (To Terminal) Pin Assignments 8-6
8-4.	Connector J4 Serial Communications Port 2 (To Host/Modem) Pin Assignments 8-6
8-5.	MEX68KECB Connector and Header Manual References 8-7
8-6.	MEX68KECB Parts List 8-8

